Search Results for -- -UYGARLIK, -ORTAÇAĞ, -EDEBİYATTA.

33 Results Found

1 2 3

000000000DEFAULT

25.

Logic Synthesis for FSM-Based Control Units

Author

Barkalov, Alexander. author. Titarenko, Larysa. author. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-3-642-04309-3

Format:

Availability

Online Library~1

Available:
Copies:

26.

Logic Synthesis for Compositional Microprogram Control Units

Author

Barkalov, Alexander. editor. Titarenko, Larysa. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-3-540-69285-0

Format:

Availability

Online Library~1

Available:
Copies:

27.

Practical Problems in VLSI Physical Design Automation

Author

Lim, Sung Kyu. author. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-1-4020-6627-6

Format:

Availability

Online Library~1

Available:
Copies:

28.

High-Level Synthesis From Algorithm to Digital Circuit

Author

Coussy, Philippe. editor. Morawiec, Adam. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-1-4020-8588-8

Format:

Availability

Online Library~1

Available:
Copies:

29.

Cover image for Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007. Proceedings

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007. Proceedings

Author

Azémard, Nadine. editor. Svensson, Lars. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-3-540-74442-9

Format:

Availability

Online Library~1

Available:
Copies:

30.

Layoutsynthese elektronischer Schaltungen — Grundlegende Algorithmen für die Entwurfsautomatisierung

Author

Lienig, Jens. author. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/3-540-29942-4

Format:

Availability

Online Library~1

Available:
Copies:

31.

Cover image for Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006. Proceedings

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006. Proceedings

Author

Vounckx, Johan. editor. Azemard, Nadine. editor. Maurine, Philippe. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/11847083

Format:

Availability

Online Library~1

Available:
Copies:

32.

A Roadmap for Formal Property Verification

Author

DasGupta, Pallab. author. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-1-4020-4758-9

Format:

Availability

Online Library~1

Available:
Copies:

33.

Taxonomies for the Development and Verification of Digital Systems

Author

Bailey, Brian. editor. Martin, Grant. editor. Anderson, Thomas. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/b104217

Format:

Availability

Online Library~1

Available:
Copies:

1 2 3

	{displayName}	{count}
{error}