Limit Search Results
Author
SpringerLink (Online service)
(45)
LaMeres, Brock J. author.
(4)
Bhunia, Swarup. editor.
(3)
Ben Abdallah, Abderazek. author.
(2)
Chattopadhyay, Anupam. editor. (orcid)0000-0002-8818-6983
(2)
Language
Publication Date
-
Subject
Computer architecture.
(42)
Microprocessors.
(42)
Electronic Circuits and Systems.
(32)
Electronic circuits.
(32)
Electronics and Microelectronics, Instrumentation.
(18)
Material Type
Shelf Location
Library
Switch to list view
Switch to thumbnail view
Select an Action
45 Results Found Subscribe to search results
000000000000DEFAULT
Print
25. 
Cover image for Computing Platforms for Software-Defined Radio
Computing Platforms for Software-Defined Radio
Author 
Hussain, Waqar. editor. Nurmi, Jari. editor. Isoaho, Jouni. editor. Garzia, Fabio. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-49679-5
Format: 
Availability 
Online Library~1
Available:
Copies:
26. 
Cover image for Embedded Software Verification and Debugging
Embedded Software Verification and Debugging
Author 
Lettnin, Djones. editor. Winterholer, Markus. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-1-4614-2266-2
Format: 
Availability 
Online Library~1
Available:
Copies:
27. 
Cover image for VLSI Design and Test 21st International Symposium, VDAT 2017, Roorkee, India, June 29 - July 2, 2017, Revised Selected Papers
VLSI Design and Test 21st International Symposium, VDAT 2017, Roorkee, India, June 29 - July 2, 2017, Revised Selected Papers
Author 
Kaushik, Brajesh Kumar. editor. Dasgupta, Sudeb. editor. Singh, Virendra. editor. (orcid)0000-0002-9113-5167 SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-981-10-7470-7
Format: 
Availability 
Online Library~1
Available:
Copies:
28. 
Cover image for Fundamentals of IP and SoC Security Design, Verification, and Debug
Fundamentals of IP and SoC Security Design, Verification, and Debug
Author 
Bhunia, Swarup. editor. Ray, Sandip. editor. Sur-Kolay, Susmita. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-50057-7
Format: 
Availability 
Online Library~1
Available:
Copies:
29. 
Cover image for Digital Systems From Logic Gates to Processors
Digital Systems From Logic Gates to Processors
Author 
Deschamps, Jean-Pierre. author. Valderrama, Elena. author. Terés, Lluís. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-41198-9
Format: 
Availability 
Online Library~1
Available:
Copies:
30. 
Cover image for Green IT Engineering: Concepts, Models, Complex Systems Architectures
Green IT Engineering: Concepts, Models, Complex Systems Architectures
Author 
Kharchenko, Vyacheslav. editor. Kondratenko, Yuriy. editor. Kacprzyk, Janusz. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-44162-7
Format: 
Availability 
Online Library~1
Available:
Copies:
31. 
Cover image for Introduction to Logic Circuits & Logic Design with VHDL
Introduction to Logic Circuits & Logic Design with VHDL
Author 
LaMeres, Brock J. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-34195-8
Format: 
Availability 
Online Library~1
Available:
Copies:
32. 
Cover image for Instruction Level Parallelism
Instruction Level Parallelism
Author 
Aiken, Alex. author. Banerjee, Utpal. author. Kejariwal, Arun. author. Nicolau, Alexandru. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-1-4899-7797-7
Format: 
Availability 
Online Library~1
Available:
Copies:
33. 
Cover image for Smart Systems Integration and Simulation
Smart Systems Integration and Simulation
Author 
Bombieri, Nicola. editor. Poncino, Massimo. editor. Pravadelli, Graziano. editor. (orcid)0000-0002-7833-1673 SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-27392-1
Format: 
Availability 
Online Library~1
Available:
Copies:
34. 
Cover image for Heterogeneous Reconfigurable Processors for Real-Time Baseband Processing From Algorithm to Architecture
Heterogeneous Reconfigurable Processors for Real-Time Baseband Processing From Algorithm to Architecture
Author 
Zhang, Chenxin. author. Liu, Liang. author. Öwall, Viktor. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-24004-6
Format: 
Availability 
Online Library~1
Available:
Copies:
35. 
Cover image for OpenMP: Memory, Devices, and Tasks 12th International Workshop on OpenMP, IWOMP 2016, Nara, Japan, October 5-7, 2016, Proceedings
OpenMP: Memory, Devices, and Tasks 12th International Workshop on OpenMP, IWOMP 2016, Nara, Japan, October 5-7, 2016, Proceedings
Author 
Maruyama, Naoya. editor. de Supinski, Bronis R. editor. Wahib, Mohamed. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-45550-1
Format: 
Availability 
Online Library~1
Available:
Copies:
36. 
Cover image for FPGAs for Software Programmers
FPGAs for Software Programmers
Author 
Koch, Dirk. editor. Hannig, Frank. editor. (orcid)0000-0003-3663-6484 Ziener, Daniel. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-26408-0
Format: 
Availability 
Online Library~1
Available:
Copies:
Select an Action