Limit Search Results
Author
SpringerLink (Online service)
(112)
LaMeres, Brock J. author.
(7)
Bhunia, Swarup. editor.
(3)
Drechsler, Rolf. author.
(3)
Atmaca, Eren. author.
(2)
Language
English
(112)
Publication Date
-
2017
(34)
2015
(26)
2016
(19)
2023
(14)
2024
(13)
Subject
Microprocessors.
(112)
Processor Architectures.
(112)
Electronic Circuits and Systems.
(111)
Electronic circuits.
(111)
Electronics and Microelectronics, Instrumentation.
(52)
Material Type
Shelf Location
Library
Switch to list view
Switch to thumbnail view
112 Results Found Subscribe to search results
000000000000DEFAULT
Print
1. 
Cover image for Introduction to Logic Circuits & Logic Design with Verilog
Introduction to Logic Circuits & Logic Design with Verilog
Author 
LaMeres, Brock J. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-53883-9
Format: 
Availability 
Online Library~1
Available:
Copies:
2. 
Cover image for Fundamentals of Computer Architecture and Design
Fundamentals of Computer Architecture and Design
Author 
Bindal, Ahmet. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-25811-9
Format: 
Availability 
Online Library~1
Available:
Copies:
3. 
Cover image for Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects
Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects
Author 
Lourenço, Nuno. author. Martins, Ricardo. author. (orcid)0000-0002-8251-1415 Horta, Nuno. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-42037-0
Format: 
Availability 
Online Library~1
Available:
Copies:
4. 
Cover image for Formal Verification of Simulink/Stateflow Diagrams A Deductive Approach
Formal Verification of Simulink/Stateflow Diagrams A Deductive Approach
Author 
Zhan, Naijun. author. Wang, Shuling. author. (orcid)0000-0002-2798-2660 Zhao, Hengjun. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-47016-0
Format: 
Availability 
Online Library~1
Available:
Copies:
5. 
Cover image for Fundamentals of Electronic Systems Design
Fundamentals of Electronic Systems Design
Author 
Lienig, Jens. author. (orcid)0000-0002-2140-4587 Bruemmer, Hans. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-55840-0
Format: 
Availability 
Online Library~1
Available:
Copies:
6. 
Cover image for Testing of Interposer-Based 2.5D Integrated Circuits
Testing of Interposer-Based 2.5D Integrated Circuits
Author 
Wang, Ran. author. Chakrabarty, Krishnendu. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-54714-5
Format: 
Availability 
Online Library~1
Available:
Copies:
7. 
Cover image for More-than-Moore 2.5D and 3D SiP Integration
More-than-Moore 2.5D and 3D SiP Integration
Author 
Radojcic, Riko. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-52548-8
Format: 
Availability 
Online Library~1
Available:
Copies:
8. 
Cover image for Carbon Nanotubes for Interconnects Process, Design and Applications
Carbon Nanotubes for Interconnects Process, Design and Applications
Author 
Todri-Sanial, Aida. editor. Dijon, Jean. editor. Maffucci, Antonio. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-29746-0
Format: 
Availability 
Online Library~1
Available:
Copies:
9. 
Cover image for Foundations of Hardware IP Protection
Foundations of Hardware IP Protection
Author 
Bossuet, Lilian. editor. Torres, Lionel. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-50380-6
Format: 
Availability 
Online Library~1
Available:
Copies:
10. 
Cover image for Fundamentals of IP and SoC Security Design, Verification, and Debug
Fundamentals of IP and SoC Security Design, Verification, and Debug
Author 
Bhunia, Swarup. editor. Ray, Sandip. editor. Sur-Kolay, Susmita. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-50057-7
Format: 
Availability 
Online Library~1
Available:
Copies:
11. 
Cover image for Internet of Things Building Blocks and Business Models
Internet of Things Building Blocks and Business Models
Author 
Hussain, Fatima. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-55405-1
Format: 
Availability 
Online Library~1
Available:
Copies:
12. 
Cover image for Analog Integrated Circuit Design Automation Placement, Routing and Parasitic Extraction Techniques
Analog Integrated Circuit Design Automation Placement, Routing and Parasitic Extraction Techniques
Author 
Martins, Ricardo. author. (orcid)0000-0002-8251-1415 Lourenço, Nuno. author. Horta, Nuno. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-34060-9
Format: 
Availability 
Online Library~1
Available:
Copies:
Go to:Search Results
|
Top of Page
|
Search Facets