Limit Search Results
Author
Language
Publication Date
-
Subject
Material Type
Shelf Location
Library
Switch to list view
Switch to thumbnail view
Select an Action
15 Results Found Subscribe to search results
000000000000DEFAULT
Print
1. 
Cover image for SystemVerilog for Verification A Guide to Learning the Testbench Language Features
SystemVerilog for Verification A Guide to Learning the Testbench Language Features
Author 
Spear, Chris. author. Tumbush, Greg. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-1-4614-0715-7
Format: 
Availability 
Online Library~1
Available:
Copies:
2. 
Cover image for SystemC: From the Ground Up
SystemC: From the Ground Up
Author 
Black, David C. author. Donovan, Jack. author. Bunton, Bill. author. Keist, Anna. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-0-387-69958-5
Format: 
Availability 
Online Library~1
Available:
Copies:
3. 
Cover image for Clocking in Modern VLSI Systems
Clocking in Modern VLSI Systems
Author 
Xanthopoulos, Thucydides. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-1-4419-0261-0
Format: 
Availability 
Online Library~1
Available:
Copies:
4. 
Cover image for Power Distribution Networks with On-Chip Decoupling Capacitors
Power Distribution Networks with On-Chip Decoupling Capacitors
Author 
Popovich, Mikhhail. author. Mezhiba, Andrey V. author. Friedman, Eby G. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-0-387-71601-5
Format: 
Availability 
Online Library~1
Available:
Copies:
5. 
Cover image for Nanometer Technology Designs High-Quality Delay Tests
Nanometer Technology Designs High-Quality Delay Tests
Author 
Tehranipoor, Mohammad. author. Ahmed, Nisar. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-0-387-75728-5
Format: 
Availability 
Online Library~1
Available:
Copies:
6. 
Cover image for System Verilog for Verification A Guide to Learning the Testbench Language Features
System Verilog for Verification A Guide to Learning the Testbench Language Features
Author 
Spear, Chris. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-0-387-76530-3
Format: 
Availability 
Online Library~1
Available:
Copies:
7. 
Cover image for Rapid Prototyping of Digital Systems
Rapid Prototyping of Digital Systems
Author 
Hamblen, James O. author. Hall, Tyson S. author. Furman, Michael D. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-0-387-72671-7
Format: 
Availability 
Online Library~1
Available:
Copies:
8. 
Cover image for Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Author 
Patra, Priyardarsan. author. Kougianos, Elias. author. Ranganathan, Nagarajan. author. Mohanty, Saraju P. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-0-387-76474-0
Format: 
Availability 
Online Library~1
Available:
Copies:
9. 
Cover image for CMOS Active Inductors and Transformers Principle, Implementation, and Applications
CMOS Active Inductors and Transformers Principle, Implementation, and Applications
Author 
Yuan, Fei. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-0-387-76479-5
Format: 
Availability 
Online Library~1
Available:
Copies:
10. 
Cover image for SAT-Based Scalable Formal Verification Solutions
SAT-Based Scalable Formal Verification Solutions
Author 
Ganai, Malay K. author. Gupta, Aarti. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-0-387-69167-1
Format: 
Availability 
Online Library~1
Available:
Copies:
11. 
Cover image for Verilog and SystemVerilog Gotchas 101 Common Coding Errors and How to Avoid Them
Verilog and SystemVerilog Gotchas 101 Common Coding Errors and How to Avoid Them
Author 
Sutherland, Stuart. author. Mills, Don. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-0-387-71715-9
Format: 
Availability 
Online Library~1
Available:
Copies:
12. 
Cover image for Closing the Power Gap Between ASIC & Custom Tools and Techniques for Low Power Design
Closing the Power Gap Between ASIC & Custom Tools and Techniques for Low Power Design
Author 
Chinnery, David. author. Keutzer, Kurt. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-0-387-68953-1
Format: 
Availability 
Online Library~1
Available:
Copies: