Limit Search Results
Author
Language
Publication Date
-
Subject
Material Type
Shelf Location
Library
Switch to list view
Switch to thumbnail view
Select an Action
12 Results Found Subscribe to search results
000000000000DEFAULT
Print
1. 
Cover image for Facing the Multicore-Challenge III Aspects of New Paradigms and Technologies in Parallel Computing
Facing the Multicore-Challenge III Aspects of New Paradigms and Technologies in Parallel Computing
Author 
Keller, Rainer. editor. Kramer, David. editor. Weiss, Jan-Philipp. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE(334079.1)
Electronic Access 
http://dx.doi.org/10.1007/978-3-642-35893-7
Format: 
Availability 
Online Library~1
Available:
Copies:
2. 
Cover image for Memory Controllers for Real-Time Embedded Systems Predictable and Composable Real-Time Systems
Memory Controllers for Real-Time Embedded Systems Predictable and Composable Real-Time Systems
Author 
Akesson, Benny. author. Goossens, Kees. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-1-4419-8207-0
Format: 
Availability 
Online Library~1
Available:
Copies:
3. 
Cover image for Emerging Technologies and Circuits
Emerging Technologies and Circuits
Author 
Amara, Amara. editor. Ea, Thomas. editor. Belleville, Marc. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-90-481-9379-0
Format: 
Availability 
Online Library~1
Available:
Copies:
4. 
Cover image for Embedded Memories for Nano-Scale VLSIs
Embedded Memories for Nano-Scale VLSIs
Author 
Zhang, Kevin. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-0-387-88497-4
Format: 
Availability 
Online Library~1
Available:
Copies:
5. 
Cover image for Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008. Revised Selected Papers
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008. Revised Selected Papers
Author 
Svensson, Lars. editor. Monteiro, José. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-3-540-95948-9
Format: 
Availability 
Online Library~1
Available:
Copies:
6. 
Cover image for CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies Process-Aware SRAM Design and Test
CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies Process-Aware SRAM Design and Test
Author 
Pavlov, Andrei. author. Sachdev, Manoj. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-1-4020-8363-1
Format: 
Availability 
Online Library~1
Available:
Copies:
7. 
Cover image for Memories in Wireless Systems
Memories in Wireless Systems
Author 
Micheloni, Rino. editor. Campardo, Giovanni. editor. Olivo, Piero. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-3-540-79078-5
Format: 
Availability 
Online Library~1
Available:
Copies:
8. 
Cover image for Advanced Memory Optimization Techniques for Low-Power Embedded Processors
Advanced Memory Optimization Techniques for Low-Power Embedded Processors
Author 
Verma, Manish. author. Marwedel, Peter. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-1-4020-5897-4
Format: 
Availability 
Online Library~1
Available:
Copies:
9. 
Cover image for Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007. Proceedings
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007. Proceedings
Author 
Azémard, Nadine. editor. Svensson, Lars. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-3-540-74442-9
Format: 
Availability 
Online Library~1
Available:
Copies:
10. 
Cover image for Ultra-Low Voltage Nano-Scale Memories
Ultra-Low Voltage Nano-Scale Memories
Author 
Itoh, Kiyoo. editor. Horiguchi, Masashi. editor. Tanaka, Hitoshi. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-0-387-68853-4
Format: 
Availability 
Online Library~1
Available:
Copies:
11. 
Cover image for Co-design for System Acceleration A Quantitative Approach
Co-design for System Acceleration A Quantitative Approach
Author 
Nedjah, Nadia. author. Mourelle, Luiza De Macedo. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-1-4020-5546-1
Format: 
Availability 
Online Library~1
Available:
Copies:
12. 
Cover image for Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006. Proceedings
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006. Proceedings
Author 
Vounckx, Johan. editor. Azemard, Nadine. editor. Maurine, Philippe. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/11847083
Format: 
Availability 
Online Library~1
Available:
Copies: