Limit Search Results
Author
SpringerLink (Online service)
(30)
Brandic, Ivona. editor. (orcid)0000-0001-7424-0208
(3)
Carretero, Jesus. editor. (orcid)0000-0002-1413-4793
(3)
Garcia-Blas, Javier. editor. (orcid)0000-0003-1452-1918
(3)
Olcoz, Katzalin. editor. (orcid)0000-0002-1821-124X
(3)
Language
Publication Date
-
Subject
Computer architecture.
(26)
Processor Architectures.
(26)
Electronic circuits.
(14)
Electronic Circuits and Systems.
(13)
Electronics.
(10)
Material Type
Shelf Location
Library
Switch to list view
Switch to thumbnail view
Select an Action
30 Results Found Subscribe to search results
000000000000000000000000000000DEFAULT
Print
1. 
Cover image for Routing Algorithms in Networks-on-Chip
Routing Algorithms in Networks-on-Chip
Author 
Palesi, Maurizio. editor. Daneshtalab, Masoud. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-1-4614-8274-1
Format: 
Availability 
Online Library~1
Available:
Copies:
2. 
Cover image for Formal Specification Level Concepts, Methods, and Algorithms
Formal Specification Level Concepts, Methods, and Algorithms
Author 
Soeken, Mathias. author. Drechsler, Rolf. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-08699-6
Format: 
Availability 
Online Library~1
Available:
Copies:
3. 
Cover image for Sequential and Parallel Algorithms and Data Structures The Basic Toolbox
Sequential and Parallel Algorithms and Data Structures The Basic Toolbox
Author 
Sanders, Peter. author. Mehlhorn, Kurt. author. Dietzfelbinger, Martin. author. Dementiev, Roman. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-030-25209-0
Format: 
Availability 
Online Library~1
Available:
Copies:
4. 
Cover image for New Data Structures and Algorithms for Logic Synthesis and Verification
New Data Structures and Algorithms for Logic Synthesis and Verification
Author 
Amaru, Luca Gaetano. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-43174-1
Format: 
Availability 
Online Library~1
Available:
Copies:
5. 
Cover image for Euro-Par 2024: Parallel Processing Workshops Euro-Par 2024 International Workshops, Madrid, Spain, August 26-30, 2024, Proceedings, Part I
Euro-Par 2024: Parallel Processing Workshops Euro-Par 2024 International Workshops, Madrid, Spain, August 26-30, 2024, Proceedings, Part I
Author 
Caino-Lores, Silvina. editor. (orcid)0000-0002-6922-0138 Zeinalipour, Demetris. editor. (orcid)0000-0002-7239-2387 Doudali, Thaleia Dimitra. editor. (orcid)0000-0002-3197-839X Singh, David E. editor. (orcid)0000-0002-8125-0049 Garzón, Gracia Ester Martín. editor. (orcid)0000-0002-0568-5470
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-90200-0
Format: 
Availability 
Online Library~1
Available:
Copies:
6. 
Cover image for Euro-Par 2024: Parallel Processing Workshops Euro-Par 2024 International Workshops, Madrid, Spain, August 26-30, 2024, Proceedings, Part II
Euro-Par 2024: Parallel Processing Workshops Euro-Par 2024 International Workshops, Madrid, Spain, August 26-30, 2024, Proceedings, Part II
Author 
Caino-Lores, Silvina. editor. (orcid)0000-0002-6922-0138 Zeinalipour, Demetris. editor. (orcid)0000-0002-7239-2387 Doudali, Thaleia Dimitra. editor. (orcid)0000-0002-3197-839X Singh, David E. editor. (orcid)0000-0002-8125-0049 Garzón, Gracia Ester Martín. editor. (orcid)0000-0002-0568-5470
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-90203-1
Format: 
Availability 
Online Library~1
Available:
Copies:
7. 
Cover image for Finite Element Methods Parallel-Sparse Statics and Eigen-Solutions
Finite Element Methods Parallel-Sparse Statics and Eigen-Solutions
Author 
Nguyen, Duc Thai. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-48788-0
Format: 
Availability 
Online Library~1
Available:
Copies:
8. 
Cover image for High Energy Efficiency Neural Network Processor with Combined Digital and Computing-in-Memory Architecture
High Energy Efficiency Neural Network Processor with Combined Digital and Computing-in-Memory Architecture
Author 
Yue, Jinshan. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-981-97-3477-1
Format: 
Availability 
Online Library~1
Available:
Copies:
9. 
Cover image for Euro-Par 2024: Parallel Processing 30th European Conference on Parallel and Distributed Processing, Madrid, Spain, August 26-30, 2024, Proceedings, Part I
Euro-Par 2024: Parallel Processing 30th European Conference on Parallel and Distributed Processing, Madrid, Spain, August 26-30, 2024, Proceedings, Part I
Author 
Carretero, Jesus. editor. (orcid)0000-0002-1413-4793 Shende, Sameer. editor. (orcid)0000-0002-2592-669X Garcia-Blas, Javier. editor. (orcid)0000-0003-1452-1918 Brandic, Ivona. editor. (orcid)0000-0001-7424-0208 Olcoz, Katzalin. editor. (orcid)0000-0002-1821-124X
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-69577-3
Format: 
Availability 
Online Library~1
Available:
Copies:
10. 
Cover image for Euro-Par 2024: Parallel Processing 30th European Conference on Parallel and Distributed Processing, Madrid, Spain, August 26-30, 2024, Proceedings, Part III
Euro-Par 2024: Parallel Processing 30th European Conference on Parallel and Distributed Processing, Madrid, Spain, August 26-30, 2024, Proceedings, Part III
Author 
Carretero, Jesus. editor. (orcid)0000-0002-1413-4793 Shende, Sameer. editor. (orcid)0000-0002-2592-669X Garcia-Blas, Javier. editor. (orcid)0000-0003-1452-1918 Brandic, Ivona. editor. (orcid)0000-0001-7424-0208 Olcoz, Katzalin. editor. (orcid)0000-0002-1821-124X
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-69583-4
Format: 
Availability 
Online Library~1
Available:
Copies:
11. 
Cover image for Euro-Par 2024: Parallel Processing 30th European Conference on Parallel and Distributed Processing, Madrid, Spain, August 26-30, 2024, Proceedings, Part II
Euro-Par 2024: Parallel Processing 30th European Conference on Parallel and Distributed Processing, Madrid, Spain, August 26-30, 2024, Proceedings, Part II
Author 
Carretero, Jesus. editor. (orcid)0000-0002-1413-4793 Shende, Sameer. editor. (orcid)0000-0002-2592-669X Garcia-Blas, Javier. editor. (orcid)0000-0003-1452-1918 Brandic, Ivona. editor. (orcid)0000-0001-7424-0208 Olcoz, Katzalin. editor. (orcid)0000-0002-1821-124X
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-69766-1
Format: 
Availability 
Online Library~1
Available:
Copies:
12. 
Cover image for Fair Scheduling in High Performance Computing Environments
Fair Scheduling in High Performance Computing Environments
Author 
Sedighi, Art. author. Smith, Milton. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-030-14568-2
Format: 
Availability 
Online Library~1
Available:
Copies:
13. 
Cover image for Emerging Technology and Architecture for Big-data Analytics
Emerging Technology and Architecture for Big-data Analytics
Author 
Chattopadhyay, Anupam. editor. (orcid)0000-0002-8818-6983 Chang, Chip Hong. editor. Yu, Hao. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-54840-1
Format: 
Availability 
Online Library~1
Available:
Copies:
14. 
Cover image for Computing Platforms for Software-Defined Radio
Computing Platforms for Software-Defined Radio
Author 
Hussain, Waqar. editor. Nurmi, Jari. editor. Isoaho, Jouni. editor. Garzia, Fabio. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-49679-5
Format: 
Availability 
Online Library~1
Available:
Copies:
15. 
Cover image for Applications of Evolutionary Computation 20th European Conference, EvoApplications 2017, Amsterdam, The Netherlands, April 19-21, 2017, Proceedings, Part I
Applications of Evolutionary Computation 20th European Conference, EvoApplications 2017, Amsterdam, The Netherlands, April 19-21, 2017, Proceedings, Part I
Author 
Squillero, Giovanni. editor. Sim, Kevin. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-55849-3
Format: 
Availability 
Online Library~1
Available:
Copies:
16. 
Cover image for Applications of Evolutionary Computation 20th European Conference, EvoApplications 2017, Amsterdam, The Netherlands, April 19-21, 2017, Proceedings, Part II
Applications of Evolutionary Computation 20th European Conference, EvoApplications 2017, Amsterdam, The Netherlands, April 19-21, 2017, Proceedings, Part II
Author 
Squillero, Giovanni. editor. Sim, Kevin. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-55792-2
Format: 
Availability 
Online Library~1
Available:
Copies:
17. 
Cover image for Advanced Parallel Processing Technologies 12th International Symposium, APPT 2017, Santiago de Compostela, Spain, August 29, 2017, Proceedings
Advanced Parallel Processing Technologies 12th International Symposium, APPT 2017, Santiago de Compostela, Spain, August 29, 2017, Proceedings
Author 
Dou, Yong. editor. Lin, Haixiang. editor. Sun, Guangyu. editor. Wu, Junjie. editor. (orcid)0000-0001-5951-8988 Heras, Dora. editor.
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-67952-5
Format: 
Availability 
Online Library~1
Available:
Copies:
18. 
Cover image for Hardware Security and Trust Design and Deployment of Integrated Circuits in a Threatened Environment
Hardware Security and Trust Design and Deployment of Integrated Circuits in a Threatened Environment
Author 
Sklavos, Nicolas. editor. Chaves, Ricardo. editor. Di Natale, Giorgio. editor. Regazzoni, Francesco. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-44318-8
Format: 
Availability 
Online Library~1
Available:
Copies:
19. 
Cover image for Analog Integrated Circuit Design Automation Placement, Routing and Parasitic Extraction Techniques
Analog Integrated Circuit Design Automation Placement, Routing and Parasitic Extraction Techniques
Author 
Martins, Ricardo. author. (orcid)0000-0002-8251-1415 Lourenço, Nuno. author. Horta, Nuno. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-34060-9
Format: 
Availability 
Online Library~1
Available:
Copies:
20. 
Cover image for High Performance Computing 32nd International Conference, ISC High Performance 2017, Frankfurt, Germany, June 18-22, 2017, Proceedings
High Performance Computing 32nd International Conference, ISC High Performance 2017, Frankfurt, Germany, June 18-22, 2017, Proceedings
Author 
Kunkel, Julian M. editor. Yokota, Rio. editor. Balaji, Pavan. editor. Keyes, David. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-58667-0
Format: 
Availability 
Online Library~1
Available:
Copies:
21. 
Cover image for Parallel Sparse Direct Solver for Integrated Circuit Simulation
Parallel Sparse Direct Solver for Integrated Circuit Simulation
Author 
Chen, Xiaoming. author. Wang, Yu. author. Yang, Huazhong. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-53429-9
Format: 
Availability 
Online Library~1
Available:
Copies:
22. 
Cover image for Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects
Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects
Author 
Lourenço, Nuno. author. Martins, Ricardo. author. (orcid)0000-0002-8251-1415 Horta, Nuno. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-42037-0
Format: 
Availability 
Online Library~1
Available:
Copies:
23. 
Cover image for Digital Systems From Logic Gates to Processors
Digital Systems From Logic Gates to Processors
Author 
Deschamps, Jean-Pierre. author. Valderrama, Elena. author. Terés, Lluís. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-41198-9
Format: 
Availability 
Online Library~1
Available:
Copies:
24. 
Cover image for Parallel Architecture, Algorithm and Programming 8th International Symposium, PAAP 2017, Haikou, China, June 17-18, 2017, Proceedings
Parallel Architecture, Algorithm and Programming 8th International Symposium, PAAP 2017, Haikou, China, June 17-18, 2017, Proceedings
Author 
Chen, Guoliang. editor. Shen, Hong. editor. Chen, Mingrui. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-981-10-6442-5
Format: 
Availability 
Online Library~1
Available:
Copies:
25. 
Cover image for Reversible and Quantum Circuits Optimization and Complexity Analysis
Reversible and Quantum Circuits Optimization and Complexity Analysis
Author 
Abdessaied, Nabila. author. Drechsler, Rolf. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-31937-7
Format: 
Availability 
Online Library~1
Available:
Copies:
26. 
Cover image for Heterogeneous Reconfigurable Processors for Real-Time Baseband Processing From Algorithm to Architecture
Heterogeneous Reconfigurable Processors for Real-Time Baseband Processing From Algorithm to Architecture
Author 
Zhang, Chenxin. author. Liu, Liang. author. Öwall, Viktor. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-24004-6
Format: 
Availability 
Online Library~1
Available:
Copies:
27. 
Cover image for OpenMP: Memory, Devices, and Tasks 12th International Workshop on OpenMP, IWOMP 2016, Nara, Japan, October 5-7, 2016, Proceedings
OpenMP: Memory, Devices, and Tasks 12th International Workshop on OpenMP, IWOMP 2016, Nara, Japan, October 5-7, 2016, Proceedings
Author 
Maruyama, Naoya. editor. de Supinski, Bronis R. editor. Wahib, Mohamed. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-45550-1
Format: 
Availability 
Online Library~1
Available:
Copies:
28. 
Cover image for Swarm Intelligence Based Optimization Second International Conference, ICSIBO 2016, Mulhouse, France, June 13-14, 2016, Revised Selected Papers
Swarm Intelligence Based Optimization Second International Conference, ICSIBO 2016, Mulhouse, France, June 13-14, 2016, Revised Selected Papers
Author 
Siarry, Patrick. editor. (orcid)0000-0002-5722-4115 Idoumghar, Lhassane. editor. Lepagnot, Julien. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-50307-3
Format: 
Availability 
Online Library~1
Available:
Copies:
29. 
Cover image for Design for Manufacturability with Advanced Lithography
Design for Manufacturability with Advanced Lithography
Author 
Yu, Bei. author. Pan, David Z. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-20385-0
Format: 
Availability 
Online Library~1
Available:
Copies:
30. 
Cover image for Using and Improving OpenMP for Devices, Tasks, and More 10th International Workshop on OpenMP, IWOMP 2014, Salvador, Brazil, September 28-30, 2014. Proceedings
Using and Improving OpenMP for Devices, Tasks, and More 10th International Workshop on OpenMP, IWOMP 2014, Salvador, Brazil, September 28-30, 2014. Proceedings
Author 
DeRose, Luiz. editor. de Supinski, Bronis R. editor. Olivier, Stephen L. editor. Chapman, Barbara M. editor. Müller, Matthias S. editor.
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-11454-5
Format: 
Availability 
Online Library~1
Available:
Copies: