Search Results for Memory.

1.

Memory Mass Storage

Author

Campardo, Giovanni. editor. Tiziani, Federico. editor. Iaculo, Massimo. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-3-642-14752-4

Format:

Availability

Online Library~1

Available:
Copies:

2.

Nanoscale Memory Repair

Author

Horiguchi, Masashi. author. Itoh, Kiyoo. author. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-1-4419-7958-2

Format:

Availability

Online Library~1

Available:
Copies:

3.

Memory-Based Logic Synthesis

Author

Sasao, Tsutomu. author. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-1-4419-8104-2

Format:

Availability

Online Library~1

Available:
Copies:

4.

Extreme Statistics in Nanoscale Memory Design

Author

Singhee, Amith. editor. Rutenbar, Rob A. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-1-4419-6606-3

Format:

Availability

Online Library~1

Available:
Copies:

5.

Embedded Flash Memory for Embedded Systems: Technology, Design for Sub-systems, and Innovations

Author

Hidaka, Hideto. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

https://doi.org/10.1007/978-3-319-55306-1

Format:

Availability

Online Library~1

Available:
Copies:

6.

Green Computing with Emerging Memory Low-Power Computation for Social Innovation

Author

Kawahara, Takayuki. editor. Mizuno, Hiroyuki. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE(331252.1)

Electronic Access

http://dx.doi.org/10.1007/978-1-4614-0812-3

Format:

Availability

Online Library~1

Available:
Copies:

7.

Memory Controllers for Real-Time Embedded Systems Predictable and Composable Real-Time Systems

Author

Akesson, Benny. author. Goossens, Kees. author. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-1-4419-8207-0

Format:

Availability

Online Library~1

Available:
Copies:

8.

Advanced Memory Optimization Techniques for Low-Power Embedded Processors

Author

Verma, Manish. author. Marwedel, Peter. author. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-1-4020-5897-4

Format:

Availability

Online Library~1

Available:
Copies:

9.

Fast, Efficient and Predictable Memory Accesses Optimization Algorithms for Memory Architecture Aware Compilation

Author

Wehmeyer, Lars. author. Marwedel, Peter. author. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/1-4020-4822-X

Format:

Availability

Online Library~1

Available:
Copies:

10.

Gain-Cell Embedded DRAMs for Low-Power VLSI Systems-on-Chip

Author

Meinerzhagen, Pascal. author. Teman, Adam. author. Giterman, Robert. author. Edri, Noa. author. Burg, Andreas. author.

Preferred Shelf Number

ONLINE

Electronic Access

https://doi.org/10.1007/978-3-319-60402-2

Format:

Availability

Online Library~1

Available:
Copies:

11.

Digital Storage in Consumer Electronics The Essential Guide

Author

Coughlin, Thomas M. author. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

https://doi.org/10.1007/978-3-319-69907-3

Format:

Availability

Online Library~1

Available:
Copies:

12.

Emerging Technologies and Circuits

Author

Amara, Amara. editor. Ea, Thomas. editor. Belleville, Marc. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-90-481-9379-0

Format:

Availability

Online Library~1

Available:
Copies:

13.

Cover image for Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008. Revised Selected Papers

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008. Revised Selected Papers

Author

Svensson, Lars. editor. Monteiro, José. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-3-540-95948-9

Format:

Availability

Online Library~1

Available:
Copies:

14.

Embedded Memories for Nano-Scale VLSIs

Author

Zhang, Kevin. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-0-387-88497-4

Format:

Availability

Online Library~1

Available:
Copies:

15.

Memories in Wireless Systems

Author

Micheloni, Rino. editor. Campardo, Giovanni. editor. Olivo, Piero. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-3-540-79078-5

Format:

Availability

Online Library~1

Available:
Copies:

16.

CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies Process-Aware SRAM Design and Test

Author

Pavlov, Andrei. author. Sachdev, Manoj. author. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-1-4020-8363-1

Format:

Availability

Online Library~1

Available:
Copies:

17.

Cover image for Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007. Proceedings

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007. Proceedings

Author

Azémard, Nadine. editor. Svensson, Lars. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-3-540-74442-9

Format:

Availability

Online Library~1

Available:
Copies:

18.

Ultra-Low Voltage Nano-Scale Memories

Author

Itoh, Kiyoo. editor. Horiguchi, Masashi. editor. Tanaka, Hitoshi. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-0-387-68853-4

Format:

Availability

Online Library~1

Available:
Copies:

19.

Co-design for System Acceleration A Quantitative Approach

Author

Nedjah, Nadia. author. Mourelle, Luiza De Macedo. author. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-1-4020-5546-1

Format:

Availability

Online Library~1

Available:
Copies:

20.

Cover image for Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006. Proceedings

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006. Proceedings

Author

Vounckx, Johan. editor. Azemard, Nadine. editor. Maurine, Philippe. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/11847083

Format:

Availability

Online Library~1

Available:
Copies:

	{displayName}	{count}
{error}