Switch to list view
Switch to thumbnail view
Select an Action
9 Results Found Subscribe to search results
000000000DEFAULT
Print
1. 
Cover image for Photonic Network-on-Chip Design
Photonic Network-on-Chip Design
Author 
Bergman, Keren. author. Carloni, Luca P. author. Biberman, Aleksandr. author. Chan, Johnnie. author. Hendry, Gilbert. author.
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-1-4419-9335-9
Format: 
Availability 
Online Library~1
Available:
Copies:
2. 
Cover image for Routing Algorithms in Networks-on-Chip
Routing Algorithms in Networks-on-Chip
Author 
Palesi, Maurizio. editor. Daneshtalab, Masoud. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-1-4614-8274-1
Format: 
Availability 
Online Library~1
Available:
Copies:
3. 
Cover image for Pipelined Multiprocessor System-on-Chip for Multimedia
Pipelined Multiprocessor System-on-Chip for Multimedia
Author 
Javaid, Haris. author. Parameswaran, Sri. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-01113-4
Format: 
Availability 
Online Library~1
Available:
Copies:
4. 
Cover image for Security Policy in System-on-Chip Designs Specification, Implementation and Verification
Security Policy in System-on-Chip Designs Specification, Implementation and Verification
Author 
Ray, Sandip. author. Basak, Abhishek. author. Bhunia, Swarup. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-93464-8
Format: 
Availability 
Online Library~1
Available:
Copies:
5. 
Cover image for Embedded Memory Design for Multi-Core and Systems on Chip
Embedded Memory Design for Multi-Core and Systems on Chip
Author 
Mohammad, Baker. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-1-4614-8881-1
Format: 
Availability 
Online Library~1
Available:
Copies:
6. 
Cover image for Designing 2D and 3D Network-on-Chip Architectures
Designing 2D and 3D Network-on-Chip Architectures
Author 
Tatas, Konstantinos. author. Siozios, Kostas. author. Soudris, Dimitrios. author. Jantsch, Axel. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-1-4614-4274-5
Format: 
Availability 
Online Library~1
Available:
Copies:
7. 
Cover image for Source-Synchronous Networks-On-Chip Circuit and Architectural Interconnect Modeling
Source-Synchronous Networks-On-Chip Circuit and Architectural Interconnect Modeling
Author 
Mandal, Ayan. author. Khatri, Sunil P. author. Mahapatra, Rabi. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-1-4614-9405-8
Format: 
Availability 
Online Library~1
Available:
Copies:
8. 
Cover image for Models, Methods, and Tools for Complex Chip Design Selected Contributions from FDL 2012
Models, Methods, and Tools for Complex Chip Design Selected Contributions from FDL 2012
Author 
Haase, Jan. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-01418-0
Format: 
Availability 
Online Library~1
Available:
Copies:
9. 
Cover image for Debugging Systems-on-Chip Communication-centric and Abstraction-based Techniques
Debugging Systems-on-Chip Communication-centric and Abstraction-based Techniques
Author 
Vermeulen, Bart. author. Goossens, Kees. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-06242-6
Format: 
Availability 
Online Library~1
Available:
Copies: