Limit Search Results
Author
SpringerLink (Online service)
(41)
LaMeres, Brock J. author.
(4)
de Supinski, Bronis R. editor.
(4)
Brandic, Ivona. editor. (orcid)0000-0001-7424-0208
(3)
Carretero, Jesus. editor. (orcid)0000-0002-1413-4793
(3)
Language
Publication Date
-
Subject
Computer architecture.
(29)
Processor Architectures.
(29)
Logic design.
(14)
Computers, Special purpose.
(11)
Computers.
(11)
Material Type
Shelf Location
Library
Switch to list view
Switch to thumbnail view
Select an Action
46 Results Found Subscribe to search results
000000000000DEFAULT
Print
1. 
Cover image for Euro-Par 2024: Parallel Processing Workshops Euro-Par 2024 International Workshops, Madrid, Spain, August 26-30, 2024, Proceedings, Part II
Euro-Par 2024: Parallel Processing Workshops Euro-Par 2024 International Workshops, Madrid, Spain, August 26-30, 2024, Proceedings, Part II
Author 
Caino-Lores, Silvina. editor. (orcid)0000-0002-6922-0138 Zeinalipour, Demetris. editor. (orcid)0000-0002-7239-2387 Doudali, Thaleia Dimitra. editor. (orcid)0000-0002-3197-839X Singh, David E. editor. (orcid)0000-0002-8125-0049 Garzón, Gracia Ester Martín. editor. (orcid)0000-0002-0568-5470
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-90203-1
Format: 
Availability 
Online Library~1
Available:
Copies:
2. 
Cover image for Euro-Par 2024: Parallel Processing Workshops Euro-Par 2024 International Workshops, Madrid, Spain, August 26-30, 2024, Proceedings, Part I
Euro-Par 2024: Parallel Processing Workshops Euro-Par 2024 International Workshops, Madrid, Spain, August 26-30, 2024, Proceedings, Part I
Author 
Caino-Lores, Silvina. editor. (orcid)0000-0002-6922-0138 Zeinalipour, Demetris. editor. (orcid)0000-0002-7239-2387 Doudali, Thaleia Dimitra. editor. (orcid)0000-0002-3197-839X Singh, David E. editor. (orcid)0000-0002-8125-0049 Garzón, Gracia Ester Martín. editor. (orcid)0000-0002-0568-5470
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-90200-0
Format: 
Availability 
Online Library~1
Available:
Copies:
3. 
Cover image for Introduction to Logic Circuits & Logic Design with Verilog
Introduction to Logic Circuits & Logic Design with Verilog
Author 
LaMeres, Brock J. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-43946-9
Format: 
Availability 
Online Library~1
Available:
Copies:
4. 
Cover image for Introduction to Logic Circuits & Logic Design with VHDL
Introduction to Logic Circuits & Logic Design with VHDL
Author 
LaMeres, Brock J. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-42547-9
Format: 
Availability 
Online Library~1
Available:
Copies:
5. 
Cover image for Understanding Computer Organization A Guide to Principles Across RISC-V, ARM Cortex, and Intel Architectures
Understanding Computer Organization A Guide to Principles Across RISC-V, ARM Cortex, and Intel Architectures
Author 
Bulić, Patricio. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-58075-8
Format: 
Availability 
Online Library~1
Available:
Copies:
6. 
Cover image for Euro-Par 2024: Parallel Processing 30th European Conference on Parallel and Distributed Processing, Madrid, Spain, August 26-30, 2024, Proceedings, Part I
Euro-Par 2024: Parallel Processing 30th European Conference on Parallel and Distributed Processing, Madrid, Spain, August 26-30, 2024, Proceedings, Part I
Author 
Carretero, Jesus. editor. (orcid)0000-0002-1413-4793 Shende, Sameer. editor. (orcid)0000-0002-2592-669X Garcia-Blas, Javier. editor. (orcid)0000-0003-1452-1918 Brandic, Ivona. editor. (orcid)0000-0001-7424-0208 Olcoz, Katzalin. editor. (orcid)0000-0002-1821-124X
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-69577-3
Format: 
Availability 
Online Library~1
Available:
Copies:
7. 
Cover image for Euro-Par 2024: Parallel Processing 30th European Conference on Parallel and Distributed Processing, Madrid, Spain, August 26-30, 2024, Proceedings, Part III
Euro-Par 2024: Parallel Processing 30th European Conference on Parallel and Distributed Processing, Madrid, Spain, August 26-30, 2024, Proceedings, Part III
Author 
Carretero, Jesus. editor. (orcid)0000-0002-1413-4793 Shende, Sameer. editor. (orcid)0000-0002-2592-669X Garcia-Blas, Javier. editor. (orcid)0000-0003-1452-1918 Brandic, Ivona. editor. (orcid)0000-0001-7424-0208 Olcoz, Katzalin. editor. (orcid)0000-0002-1821-124X
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-69583-4
Format: 
Availability 
Online Library~1
Available:
Copies:
8. 
Cover image for Euro-Par 2024: Parallel Processing 30th European Conference on Parallel and Distributed Processing, Madrid, Spain, August 26-30, 2024, Proceedings, Part II
Euro-Par 2024: Parallel Processing 30th European Conference on Parallel and Distributed Processing, Madrid, Spain, August 26-30, 2024, Proceedings, Part II
Author 
Carretero, Jesus. editor. (orcid)0000-0002-1413-4793 Shende, Sameer. editor. (orcid)0000-0002-2592-669X Garcia-Blas, Javier. editor. (orcid)0000-0003-1452-1918 Brandic, Ivona. editor. (orcid)0000-0001-7424-0208 Olcoz, Katzalin. editor. (orcid)0000-0002-1821-124X
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-69766-1
Format: 
Availability 
Online Library~1
Available:
Copies:
9. 
Cover image for Customizable and adaptive quantum processors : theory and applications
Customizable and adaptive quantum processors : theory and applications
Author 
Nedjah, Nadia, author. Macedo Mourelle, Luiza de, author.
Preferred Shelf Number 
QA76.889
Electronic Access 
Taylor & Francis https://www.taylorfrancis.com/books/9781003344094
OCLC metadata license agreement http://www.oclc.org/content/dam/oclc/forms/terms/vbrl-201703.pdf
Format: 
Availability 
Online Library~1
Available:
Copies:
10. 
Cover image for Digital system design using FSMs : a practical learning approach
Digital system design using FSMs : a practical learning approach
Author 
Minns, Peter D., author.
Preferred Shelf Number 
QA267.5 .S4 M56 2021
Electronic Access 
https://onlinelibrary.wiley.com/doi/book/10.1002/9781119782735
Format: 
Availability 
Online Library~1
Available:
Copies:
11. 
Cover image for Microprocessor. 1, Prolegomena -- Calculation and storage functions -- Models of computation and computer architecture
Microprocessor. 1, Prolegomena -- Calculation and storage functions -- Models of computation and computer architecture
Author 
Darche, Philippe.
Preferred Shelf Number 
QA76.5 .D37 2020 EB
Electronic Access 
https://onlinelibrary.wiley.com/doi/book/10.1002/9781119779667
Format: 
Availability 
Online Library~1
Available:
Copies:
12. 
Cover image for Fair Scheduling in High Performance Computing Environments
Fair Scheduling in High Performance Computing Environments
Author 
Sedighi, Art. author. Smith, Milton. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-030-14568-2
Format: 
Availability 
Online Library~1
Available:
Copies:
Select an Action