Limit Search Results
Author
SpringerLink (Online service)
(45)
LaMeres, Brock J. author.
(6)
Brandic, Ivona. editor. (orcid)0000-0001-7424-0208
(3)
Carretero, Jesus. editor. (orcid)0000-0002-1413-4793
(3)
Garcia-Blas, Javier. editor. (orcid)0000-0003-1452-1918
(3)
Language
Publication Date
-
Subject
Computer architecture.
(40)
Processor Architectures.
(40)
Electronic circuits.
(27)
Electronic Circuits and Systems.
(25)
Logic design.
(12)
Material Type
Shelf Location
Library
Switch to list view
Switch to thumbnail view
Select an Action
45 Results Found Subscribe to search results
000000000000DEFAULT
Print
1. 
Cover image for Fair Scheduling in High Performance Computing Environments
Fair Scheduling in High Performance Computing Environments
Author 
Sedighi, Art. author. Smith, Milton. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-030-14568-2
Format: 
Availability 
Online Library~1
Available:
Copies:
2. 
Cover image for High-Performance Modelling and Simulation for Big Data Applications Selected Results of the COST Action IC1406 cHiPSet
High-Performance Modelling and Simulation for Big Data Applications Selected Results of the COST Action IC1406 cHiPSet
Author 
Kołodziej, Joanna. editor. (orcid)0000-0002-5181-8713 González-Vélez, Horacio. editor. (orcid)0000-0003-0241-6053 SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-030-16272-6
Format: 
Availability 
Online Library~1
Available:
Copies:
3. 
Cover image for High Performance Computing 34th International Conference, ISC High Performance 2019, Frankfurt/Main, Germany, June 16–20, 2019, Proceedings
High Performance Computing 34th International Conference, ISC High Performance 2019, Frankfurt/Main, Germany, June 16–20, 2019, Proceedings
Author 
Weiland, Michèle. editor. (orcid)0000-0003-4713-3073 Juckeland, Guido. editor. (orcid)0000-0002-9935-4428 Trinitis, Carsten. editor. (orcid)0000-0002-6750-3652 Sadayappan, Ponnuswamy. editor. (orcid)0000-0002-4737-2034 SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-030-20656-7
Format: 
Availability 
Online Library~1
Available:
Copies:
4. 
Cover image for Harnessing Performance Variability in Embedded and High-performance Many/Multi-core Platforms A Cross-layer Approach
Harnessing Performance Variability in Embedded and High-performance Many/Multi-core Platforms A Cross-layer Approach
Author 
Fornaciari, William. editor. Soudris, Dimitrios. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-91962-1
Format: 
Availability 
Online Library~1
Available:
Copies:
5. 
Cover image for Scaling OpenMP for Exascale Performance and Portability 13th International Workshop on OpenMP, IWOMP 2017, Stony Brook, NY, USA, September 20-22, 2017, Proceedings
Scaling OpenMP for Exascale Performance and Portability 13th International Workshop on OpenMP, IWOMP 2017, Stony Brook, NY, USA, September 20-22, 2017, Proceedings
Author 
de Supinski, Bronis R. editor. Olivier, Stephen L. editor. Terboven, Christian. editor. Chapman, Barbara M. editor. Müller, Matthias S. editor.
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-65578-9
Format: 
Availability 
Online Library~1
Available:
Copies:
6. 
Cover image for High Performance Computing 32nd International Conference, ISC High Performance 2017, Frankfurt, Germany, June 18-22, 2017, Proceedings
High Performance Computing 32nd International Conference, ISC High Performance 2017, Frankfurt, Germany, June 18-22, 2017, Proceedings
Author 
Kunkel, Julian M. editor. Yokota, Rio. editor. Balaji, Pavan. editor. Keyes, David. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-58667-0
Format: 
Availability 
Online Library~1
Available:
Copies:
7. 
Cover image for High Performance Computing ISC High Performance 2016 International Workshops, ExaComm, E-MuCoCoS, HPC-IODC, IXPUG, IWOPH, P^3MA, VHPC, WOPSSS, Frankfurt, Germany, June 19-23, 2016, Revised Selected Papers
High Performance Computing ISC High Performance 2016 International Workshops, ExaComm, E-MuCoCoS, HPC-IODC, IXPUG, IWOPH, P^3MA, VHPC, WOPSSS, Frankfurt, Germany, June 19-23, 2016, Revised Selected Papers
Author 
Taufer, Michela. editor. Mohr, Bernd. editor. Kunkel, Julian M. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-46079-6
Format: 
Availability 
Online Library~1
Available:
Copies:
8. 
Cover image for High-Performance Computing on the Intel® Xeon Phi™ How to Fully Exploit MIC Architectures
High-Performance Computing on the Intel® Xeon Phi™ How to Fully Exploit MIC Architectures
Author 
Wang, Endong. author. Zhang, Qing. author. Shen, Bo. author. Zhang, Guangyong. author. Lu, Xiaowei. author.
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-06486-4
Format: 
Availability 
Online Library~1
Available:
Copies:
9. 
Cover image for Euro-Par 2024: Parallel Processing Workshops Euro-Par 2024 International Workshops, Madrid, Spain, August 26-30, 2024, Proceedings, Part II
Euro-Par 2024: Parallel Processing Workshops Euro-Par 2024 International Workshops, Madrid, Spain, August 26-30, 2024, Proceedings, Part II
Author 
Caino-Lores, Silvina. editor. (orcid)0000-0002-6922-0138 Zeinalipour, Demetris. editor. (orcid)0000-0002-7239-2387 Doudali, Thaleia Dimitra. editor. (orcid)0000-0002-3197-839X Singh, David E. editor. (orcid)0000-0002-8125-0049 Garzón, Gracia Ester Martín. editor. (orcid)0000-0002-0568-5470
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-90203-1
Format: 
Availability 
Online Library~1
Available:
Copies:
10. 
Cover image for Euro-Par 2024: Parallel Processing Workshops Euro-Par 2024 International Workshops, Madrid, Spain, August 26-30, 2024, Proceedings, Part I
Euro-Par 2024: Parallel Processing Workshops Euro-Par 2024 International Workshops, Madrid, Spain, August 26-30, 2024, Proceedings, Part I
Author 
Caino-Lores, Silvina. editor. (orcid)0000-0002-6922-0138 Zeinalipour, Demetris. editor. (orcid)0000-0002-7239-2387 Doudali, Thaleia Dimitra. editor. (orcid)0000-0002-3197-839X Singh, David E. editor. (orcid)0000-0002-8125-0049 Garzón, Gracia Ester Martín. editor. (orcid)0000-0002-0568-5470
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-90200-0
Format: 
Availability 
Online Library~1
Available:
Copies:
11. 
Cover image for Quick Start Guide to Verilog
Quick Start Guide to Verilog
Author 
LaMeres, Brock J. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-44104-2
Format: 
Availability 
Online Library~1
Available:
Copies:
12. 
Cover image for Introduction to Logic Circuits & Logic Design with Verilog
Introduction to Logic Circuits & Logic Design with Verilog
Author 
LaMeres, Brock J. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-43946-9
Format: 
Availability 
Online Library~1
Available:
Copies:
Select an Action