Search Results for Memory.

13.

Cover image for Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008. Revised Selected Papers

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008. Revised Selected Papers

Author

Svensson, Lars. editor. Monteiro, José. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-3-540-95948-9

Format:

Availability

Online Library~1

Available:
Copies:

14.

Embedded Memories for Nano-Scale VLSIs

Author

Zhang, Kevin. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-0-387-88497-4

Format:

Availability

Online Library~1

Available:
Copies:

15.

CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies Process-Aware SRAM Design and Test

Author

Pavlov, Andrei. author. Sachdev, Manoj. author. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-1-4020-8363-1

Format:

Availability

Online Library~1

Available:
Copies:

16.

Memories in Wireless Systems

Author

Micheloni, Rino. editor. Campardo, Giovanni. editor. Olivo, Piero. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-3-540-79078-5

Format:

Availability

Online Library~1

Available:
Copies:

17.

Cover image for Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007. Proceedings

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007. Proceedings

Author

Azémard, Nadine. editor. Svensson, Lars. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-3-540-74442-9

Format:

Availability

Online Library~1

Available:
Copies:

18.

Co-design for System Acceleration A Quantitative Approach

Author

Nedjah, Nadia. author. Mourelle, Luiza De Macedo. author. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-1-4020-5546-1

Format:

Availability

Online Library~1

Available:
Copies:

19.

Ultra-Low Voltage Nano-Scale Memories

Author

Itoh, Kiyoo. editor. Horiguchi, Masashi. editor. Tanaka, Hitoshi. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-0-387-68853-4

Format:

Availability

Online Library~1

Available:
Copies:

20.

Cover image for Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006. Proceedings

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006. Proceedings

Author

Vounckx, Johan. editor. Azemard, Nadine. editor. Maurine, Philippe. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/11847083

Format:

Availability

Online Library~1

Available:
Copies:

1 2

	{displayName}	{count}
{error}