Limit Search Results
Author
SpringerLink (Online service)
(216)
LaMeres, Brock J. author.
(11)
Drechsler, Rolf. author.
(5)
Chakrabarty, Krishnendu. author.
(4)
Darche, Philippe.
(4)
Language
Publication Date
-
Subject
Electronic circuits.
(166)
Computer architecture.
(144)
Processor Architectures.
(143)
Electronic Circuits and Systems.
(111)
Electronics.
(79)
Material Type
Shelf Location
Library
Switch to list view
Switch to thumbnail view
Select an Action
262 Results Found Subscribe to search results
000000000000DEFAULT
Print
1. 
Cover image for Euro-Par 2024: Parallel Processing Workshops Euro-Par 2024 International Workshops, Madrid, Spain, August 26-30, 2024, Proceedings, Part I
Euro-Par 2024: Parallel Processing Workshops Euro-Par 2024 International Workshops, Madrid, Spain, August 26-30, 2024, Proceedings, Part I
Author 
Caino-Lores, Silvina. editor. (orcid)0000-0002-6922-0138 Zeinalipour, Demetris. editor. (orcid)0000-0002-7239-2387 Doudali, Thaleia Dimitra. editor. (orcid)0000-0002-3197-839X Singh, David E. editor. (orcid)0000-0002-8125-0049 Garzón, Gracia Ester Martín. editor. (orcid)0000-0002-0568-5470
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-90200-0
Format: 
Availability 
Online Library~1
Available:
Copies:
2. 
Cover image for Spin-Based Computing Devices
Spin-Based Computing Devices
Author 
Csaba, György. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-89428-2
Format: 
Availability 
Online Library~1
Available:
Copies:
3. 
Cover image for Handbook of Computer Architecture
Handbook of Computer Architecture
Author 
Chattopadhyay, Anupam. editor. (orcid)0000-0002-8818-6983 SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-981-97-9314-3
Format: 
Availability 
Online Library~1
Available:
Copies:
4. 
Cover image for Euro-Par 2024: Parallel Processing Workshops Euro-Par 2024 International Workshops, Madrid, Spain, August 26-30, 2024, Proceedings, Part II
Euro-Par 2024: Parallel Processing Workshops Euro-Par 2024 International Workshops, Madrid, Spain, August 26-30, 2024, Proceedings, Part II
Author 
Caino-Lores, Silvina. editor. (orcid)0000-0002-6922-0138 Zeinalipour, Demetris. editor. (orcid)0000-0002-7239-2387 Doudali, Thaleia Dimitra. editor. (orcid)0000-0002-3197-839X Singh, David E. editor. (orcid)0000-0002-8125-0049 Garzón, Gracia Ester Martín. editor. (orcid)0000-0002-0568-5470
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-90203-1
Format: 
Availability 
Online Library~1
Available:
Copies:
5. 
Cover image for The microprocessor : a practical introduction using the Arm Cortex-M0 processor
The microprocessor : a practical introduction using the Arm Cortex-M0 processor
Author 
Vasavada, Darshak S., author. Sinha, Sudhir Kumar, author.
Preferred Shelf Number 
TK7895 .M5 V37 2025
Electronic Access 
https://onlinelibrary.wiley.com/doi/book/10.1002/9781394245321
Format: 
Availability 
Online Library~1
Available:
Copies:
6. 
Cover image for Bio/CMOS Interfaces and Co-Design
Bio/CMOS Interfaces and Co-Design
Author 
Carrara, Sandro. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-31832-0
Format: 
Availability 
Online Library~1
Available:
Copies:
7. 
Cover image for Design Automation and Applications for Emerging Reconfigurable Nanotechnologies
Design Automation and Applications for Emerging Reconfigurable Nanotechnologies
Author 
Rai, Shubham. author. Kumar, Akash. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-37924-6
Format: 
Availability 
Online Library~1
Available:
Copies:
8. 
Cover image for Towards Heterogeneous Multi-core Systems-on-Chip for Edge Machine Learning Journey from Single-core Acceleration to Multi-core Heterogeneous Systems
Towards Heterogeneous Multi-core Systems-on-Chip for Edge Machine Learning Journey from Single-core Acceleration to Multi-core Heterogeneous Systems
Author 
Jain, Vikram. author. (orcid)0000-0002-1267-1683 Verhelst, Marian. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-38230-7
Format: 
Availability 
Online Library~1
Available:
Copies:
9. 
Cover image for Quick Start Guide to Verilog
Quick Start Guide to Verilog
Author 
LaMeres, Brock J. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-44104-2
Format: 
Availability 
Online Library~1
Available:
Copies:
10. 
Cover image for High Energy Efficiency Neural Network Processor with Combined Digital and Computing-in-Memory Architecture
High Energy Efficiency Neural Network Processor with Combined Digital and Computing-in-Memory Architecture
Author 
Yue, Jinshan. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-981-97-3477-1
Format: 
Availability 
Online Library~1
Available:
Copies:
11. 
Cover image for Integrated Electronic Circuits
Integrated Electronic Circuits
Author 
Atallah, Jad G. author. Ismail, Mohammed. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-62707-1
Format: 
Availability 
Online Library~1
Available:
Copies:
12. 
Cover image for Beyond Si-Based CMOS Devices Materials to Architecture
Beyond Si-Based CMOS Devices Materials to Architecture
Author 
Singh, Sangeeta. editor. (orcid)0000-0002-1185-0540 Sharma, Shashi Kant. editor. (orcid)0000-0002-8879-2027 Nandan, Durgesh. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-981-97-4623-1
Format: 
Availability 
Online Library~1
Available:
Copies:
Select an Action