Limit Search Results
Author
Language
Publication Date
-
Subject
Material Type
Shelf Location
Library
Switch to list view
Switch to thumbnail view
Select an Action
20 Results Found Subscribe to search results
00000000DEFAULT
Print
13. 
Cover image for Rapid Prototyping of Digital Systems
Rapid Prototyping of Digital Systems
Author 
Hamblen, James O. author. Hall, Tyson S. author. Furman, Michael D. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-0-387-72671-7
Format: 
Availability 
Online Library~1
Available:
Copies:
14. 
Cover image for Closing the Power Gap Between ASIC & Custom Tools and Techniques for Low Power Design
Closing the Power Gap Between ASIC & Custom Tools and Techniques for Low Power Design
Author 
Chinnery, David. author. Keutzer, Kurt. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-0-387-68953-1
Format: 
Availability 
Online Library~1
Available:
Copies:
15. 
Cover image for SAT-Based Scalable Formal Verification Solutions
SAT-Based Scalable Formal Verification Solutions
Author 
Ganai, Malay K. author. Gupta, Aarti. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-0-387-69167-1
Format: 
Availability 
Online Library~1
Available:
Copies:
16. 
Cover image for Verilog and SystemVerilog Gotchas 101 Common Coding Errors and How to Avoid Them
Verilog and SystemVerilog Gotchas 101 Common Coding Errors and How to Avoid Them
Author 
Sutherland, Stuart. author. Mills, Don. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-0-387-71715-9
Format: 
Availability 
Online Library~1
Available:
Copies:
17. 
Cover image for Writing Testbenches using System Verilog
Writing Testbenches using System Verilog
Author 
Bergeron, Janick. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/0-387-31275-7
Format: 
Availability 
Online Library~1
Available:
Copies:
18. 
Cover image for Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 15th International Workshop, PATMOS 2005, Leuven, Belgium, September 21-23, 2005. Proceedings
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 15th International Workshop, PATMOS 2005, Leuven, Belgium, September 21-23, 2005. Proceedings
Author 
Paliouras, Vassilis. editor. Vounckx, Johan. editor. Verkest, Diederik. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/11556930
Format: 
Availability 
Online Library~1
Available:
Copies:
19. 
Cover image for Digital Design and Implementation with Field Programmable Devices
Digital Design and Implementation with Field Programmable Devices
Author 
Navabi, Zainalabedin. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/b117975
Format: 
Availability 
Online Library~1
Available:
Copies:
20. 
Cover image for Assertion-Based Design
Assertion-Based Design
Author 
Foster, Harry. author. Krolnik, Adam. author. Lacey, David. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/b117047
Format: 
Availability 
Online Library~1
Available:
Copies: