Limit Search Results
Author
SpringerLink (Online service)
(26)
Dongarra, Jack. editor.
(2)
Li, Jinwen. editor.
(2)
Monteiro, José. editor.
(2)
Svensson, Lars. editor.
(2)
Language
Publication Date
-
Subject
Memory management (Computer science).
(26)
Computer science.
(17)
Engineering.
(11)
Systems engineering.
(11)
Electronics.
(7)
Material Type
Shelf Location
Switch to list view
Switch to thumbnail view
Select an Action
33 Results Found Subscribe to search results
000000000DEFAULT
Print
25. 
Cover image for Ultra-Low Voltage Nano-Scale Memories
Ultra-Low Voltage Nano-Scale Memories
Author 
Itoh, Kiyoo. editor. Horiguchi, Masashi. editor. Tanaka, Hitoshi. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-0-387-68853-4
Format: 
Availability 
Online Library~1
Available:
Copies:
26. 
Cover image for Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007. Proceedings
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007. Proceedings
Author 
Azémard, Nadine. editor. Svensson, Lars. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-3-540-74442-9
Format: 
Availability 
Online Library~1
Available:
Copies:
27. 
Cover image for Parallel Processing and Applied Mathematics 6th International Conference, PPAM 2005, Poznań, Poland, September 11-14, 2005, Revised Selected Papers
Parallel Processing and Applied Mathematics 6th International Conference, PPAM 2005, Poznań, Poland, September 11-14, 2005, Revised Selected Papers
Author 
Wyrzykowski, Roman. editor. Dongarra, Jack. editor. Meyer, Norbert. editor. Waśniewski, Jerzy. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/11752578
Format: 
Availability 
Online Library~1
Available:
Copies:
28. 
Cover image for Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006. Proceedings
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006. Proceedings
Author 
Vounckx, Johan. editor. Azemard, Nadine. editor. Maurine, Philippe. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/11847083
Format: 
Availability 
Online Library~1
Available:
Copies:
29. 
Cover image for Moderne Prozessorarchitekturen Prinzipien und ihre Realisierungen
Moderne Prozessorarchitekturen Prinzipien und ihre Realisierungen
Author 
Menge, Matthias. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/b139114
Format: 
Availability 
Online Library~1
Available:
Copies:
30. 
Cover image for Technische Informatik 2 Grundlagen der Computertechnik
Technische Informatik 2 Grundlagen der Computertechnik
Author 
Schiffmann, Wolfram. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/b138816
Format: 
Availability 
Online Library~1
Available:
Copies:
31. 
Cover image for Scalable input/output achieving system balance
Scalable input/output achieving system balance
Author 
Reed, Daniel A.
Preferred Shelf Number 
ONLINE
Electronic Access 
IEEE Xplore http://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=6267463
Format: 
Availability 
Online Library~1
Available:
Copies:
32. 
Cover image for Open VMS Alpha internals and data structures memory management
Open VMS Alpha internals and data structures memory management
Author 
Goldenberg, Ruth E.
Preferred Shelf Number 
ONLINE
Electronic Access 
ScienceDirect http://www.sciencedirect.com/science/book/9781555581596
Format: 
Availability 
Online Library~1
Available:
Copies:
33. 
Cover image for Digital system clocking high performance and low-power aspects
Digital system clocking high performance and low-power aspects
Author 
Oklobdzija, Vojin G. John Wiley & Sons.
Preferred Shelf Number 
ONLINE
Electronic Access 
IEEE Xplore http://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5224656
Format: 
Availability 
Online Library~1
Available:
Copies: