Search Results for Computer system performance.

14 Results Found

1 2

000000000000DEFAULT

Process engineering : facts, fiction, and fables

Author

Lieberman, Norman P., author.

Preferred Shelf Number

TP155.75

Electronic Access

https://onlinelibrary.wiley.com/doi/book/10.1002/9781119370390

Format:

Availability

Online Library~1

Available:
Copies:

LTE-Advanced Relay Technology and Standardization

Author

Yuan, Yifei. author. SpringerLink (Online service)

Preferred Shelf Number

ONLINE(333255.1)

Electronic Access

http://dx.doi.org/10.1007/978-3-642-29676-5

Format:

Availability

Online Library~1

Available:
Copies:

Real-Time Systems Design Principles for Distributed Embedded Applications

Author

Kopetz, Hermann. author. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-1-4419-8237-7

Format:

Availability

Online Library~1

Available:
Copies:

Accelerating Test, Validation and Debug of High Speed Serial Interfaces

Author

Fan, Yongquan. author. Zilic, Zeljko. author. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-90-481-9398-1

Format:

Availability

Online Library~1

Available:
Copies:

Hard Real-Time Computing Systems Predictable Scheduling Algorithms and Applications

Author

Buttazzo, Giorgio C. author. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-1-4614-0676-1

Format:

Availability

Online Library~1

Available:
Copies:

Soft Errors in Modern Electronic Systems

Author

Nicolaidis, Michael. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-1-4419-6993-4

Format:

Availability

Online Library~1

Available:
Copies:

Cover image for Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008. Revised Selected Papers

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008. Revised Selected Papers

Author

Svensson, Lars. editor. Monteiro, José. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-3-540-95948-9

Format:

Availability

Online Library~1

Available:
Copies:

Novel Algorithms for Fast Statistical Analysis of Scaled Circuits

Author

Singhee, Amith. author. Rutenbar, Rob A. author. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-90-481-3100-6

Format:

Availability

Online Library~1

Available:
Copies:

Cover image for Languages for Embedded Systems and their Applications Selected Contributions on Specification, Design, and Verification from FDL’08

Languages for Embedded Systems and their Applications Selected Contributions on Specification, Design, and Verification from FDL’08

Author

Radetzki, Martin. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-1-4020-9714-0

Format:

Availability

Online Library~1

Available:
Copies:

10.

Advanced Memory Optimization Techniques for Low-Power Embedded Processors

Author

Verma, Manish. author. Marwedel, Peter. author. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-1-4020-5897-4

Format:

Availability

Online Library~1

Available:
Copies:

11.

Cover image for Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007. Proceedings

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007. Proceedings

Author

Azémard, Nadine. editor. Svensson, Lars. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/978-3-540-74442-9

Format:

Availability

Online Library~1

Available:
Copies:

12.

Cover image for Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006. Proceedings

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006. Proceedings

Author

Vounckx, Johan. editor. Azemard, Nadine. editor. Maurine, Philippe. editor. SpringerLink (Online service)

Preferred Shelf Number

ONLINE

Electronic Access

http://dx.doi.org/10.1007/11847083

Format:

Availability

Online Library~1

Available:
Copies:

1 2

	{displayName}	{count}
{error}