SystemVerilog for Verification A Guide to Learning the Testbench Language Features

Post-Silicon and Runtime Verification for Modern Processors

Quantifying and Exploring the Gap Between FPGAs and ASICs Measuring and Exploring

Hardware Software Co-Design of a Multimedia SOC Platform

Low-Power High-Level Synthesis for Nanoscale CMOS Circuits

CMOS Active Inductors and Transformers Principle, Implementation, and Applications

System Verilog for Verification A Guide to Learning the Testbench Language Features

CMOS Current-Mode Circuits for Data Communications

Closing the Power Gap Between ASIC & Custom Tools and Techniques for Low Power Design

Verilog and SystemVerilog Gotchas 101 Common Coding Errors and How to Avoid Them

Hardware Verification with SystemVerilog An Object-Oriented Framework

IT-Projektrecht Vertragliche Gestaltung und Steuerung von IT-Projekten, Best Practices, Haftung der Geschäftsleitung

Systemverilog for Verification A Guide to Learning the Testbench Language Features

Leakage in Nanometer CMOS Technologies

Scalable Hardware Verification with Symbolic Simulation

SystemVerilog for Design A Guide to Using SystemVerilog for Hardware Design and Modeling

Interconnect Noise Optimization in Nanometer Technologies

Knowledge Enterprise: Intelligent Strategies in Product Design, Manufacturing, and Management Proceedings of PROLAMAT 2006, IFIP TC5 International Conference, June 15–17, 2006, Shanghai, China

Correct Hardware Design and Verification Methods 13th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2005, Saarbrücken, Germany, October 3-6, 2005. Proceedings

System-Level Design Techniques for Energy-Efficient Embedded Systems

SystemC Kernel Extensions for Heterogeneous System Modeling A framework for Multi-MoC Modeling & Simulation