Projektierung von Automatisierungsanlagen Eine effektive und anschauliche Einführung

SystemVerilog for Verification A Guide to Learning the Testbench Language Features

Cartesian Genetic Programming

SystemC: From the Ground Up

Fault Location on Power Networks

Model Predictive Control System Design and Implementation Using MATLAB®

Clocking in Modern VLSI Systems

Rapid Prototyping of Digital Systems

Nanometer Technology Designs High-Quality Delay Tests

Low-Power High-Level Synthesis for Nanoscale CMOS Circuits

CMOS Active Inductors and Transformers Principle, Implementation, and Applications

System Verilog for Verification A Guide to Learning the Testbench Language Features

Power Distribution Networks with On-Chip Decoupling Capacitors

Digital design and fabrication

Closing the Power Gap Between ASIC & Custom Tools and Techniques for Low Power Design

SAT-Based Scalable Formal Verification Solutions

Verilog and SystemVerilog Gotchas 101 Common Coding Errors and How to Avoid Them

Writing Testbenches using System Verilog

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 15th International Workshop, PATMOS 2005, Leuven, Belgium, September 21-23, 2005. Proceedings

Digital Design and Implementation with Field Programmable Devices

Assertion-Based Design