Switch to list view
Switch to thumbnail view
10 Results Found Subscribe to search results
0000000000DEFAULT
Print
1. 
Cover image for Logic Synthesis for FSM-Based Control Units
Logic Synthesis for FSM-Based Control Units
Author 
Barkalov, Alexander. author. Titarenko, Larysa. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-3-642-04309-3
Format: 
Availability 
Online Library~1
Available:
Copies:
2. 
Cover image for Logic Synthesis for Compositional Microprogram Control Units
Logic Synthesis for Compositional Microprogram Control Units
Author 
Barkalov, Alexander. editor. Titarenko, Larysa. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-3-540-69285-0
Format: 
Availability 
Online Library~1
Available:
Copies:
3. 
Cover image for Adiabatic Logic Future Trend and System Level Perspective
Adiabatic Logic Future Trend and System Level Perspective
Author 
Teichmann, Philip. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-94-007-2345-0
Format: 
Availability 
Online Library~1
Available:
Copies:
4. 
Cover image for Principles and Structures of FPGAs
Principles and Structures of FPGAs
Author 
Amano, Hideharu. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-981-13-0824-6
Format: 
Availability 
Online Library~1
Available:
Copies:
5. 
Cover image for Entwurf integrierter 3D-Systeme der Elektronik
Entwurf integrierter 3D-Systeme der Elektronik
Author 
Lienig, Jens. editor. Dietrich, Manfred. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-3-642-30572-6
Format: 
Availability 
Online Library~1
Available:
Copies:
6. 
Cover image for VLSI Physical Design: From Graph Partitioning to Timing Closure
VLSI Physical Design: From Graph Partitioning to Timing Closure
Author 
Kahng, Andrew B. author. Lienig, Jens. author. Markov, Igor L. author. Hu, Jin. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-90-481-9591-6
Format: 
Availability 
Online Library~1
Available:
Copies:
7. 
Cover image for More than Moore Creating High Value Micro/Nanoelectronics Systems
More than Moore Creating High Value Micro/Nanoelectronics Systems
Author 
Zhang, Guo Qi. editor. Roosmalen, Alfred. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-0-387-75593-9
Format: 
Availability 
Online Library~1
Available:
Copies:
8. 
Cover image for A Roadmap for Formal Property Verification
A Roadmap for Formal Property Verification
Author 
DasGupta, Pallab. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/978-1-4020-4758-9
Format: 
Availability 
Online Library~1
Available:
Copies:
9. 
Cover image for Layoutsynthese elektronischer Schaltungen — Grundlegende Algorithmen für die Entwurfsautomatisierung
Layoutsynthese elektronischer Schaltungen — Grundlegende Algorithmen für die Entwurfsautomatisierung
Author 
Lienig, Jens. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/3-540-29942-4
Format: 
Availability 
Online Library~1
Available:
Copies:
10. 
Cover image for Taxonomies for the Development and Verification of Digital Systems
Taxonomies for the Development and Verification of Digital Systems
Author 
Bailey, Brian. editor. Martin, Grant. editor. Anderson, Thomas. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
http://dx.doi.org/10.1007/b104217
Format: 
Availability 
Online Library~1
Available:
Copies:
Go to:Search Results
|
Top of Page
|
Search Facets