Limit Search Results
Author
SpringerLink (Online service)
(21)
Horta, Nuno. author.
(2)
Lourenço, Nuno. author.
(2)
Martins, Ricardo. author. (orcid)0000-0002-8251-1415
(2)
Amini, Esmaeil. author.
(1)
Language
Publication Date
-
Subject
Material Type
Shelf Location
Library
Switch to list view
Switch to thumbnail view
21 Results Found Subscribe to search results
000000000000DEFAULT
Print
1. 
Cover image for Integrated Electronic Circuits
Integrated Electronic Circuits
Author 
Atallah, Jad G. author. Ismail, Mohammed. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-62707-1
Format: 
Availability 
Online Library~1
Available:
Copies:
2. 
Cover image for Counterfeit Integrated Circuits Detection and Avoidance
Counterfeit Integrated Circuits Detection and Avoidance
Author 
Tehranipoor, Mark (Mohammad). author. Guin, Ujjwal. author. Forte, Domenic. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-11824-6
Format: 
Availability 
Online Library~1
Available:
Copies:
3. 
Cover image for Fundamentals of Electromigration-Aware Integrated Circuit Design
Fundamentals of Electromigration-Aware Integrated Circuit Design
Author 
Lienig, Jens. author. (orcid)0000-0002-2140-4587 Rothe, Susann. author. Thiele, Matthias. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-80023-8
Format: 
Availability 
Online Library~1
Available:
Copies:
4. 
Cover image for Designing TSVs for 3D Integrated Circuits
Designing TSVs for 3D Integrated Circuits
Author 
Khan, Nauman. author. Hassoun, Soha. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE(331791.1)
Electronic Access 
http://dx.doi.org/10.1007/978-1-4614-5508-0
Format: 
Availability 
Online Library~1
Available:
Copies:
5. 
Cover image for Integrated Circuit Design Tape-out Process with Open-Source Tools
Integrated Circuit Design Tape-out Process with Open-Source Tools
Author 
Ortega Cisneros, Susana. author. Baungarten Leon, Emilio Isaac. author. (orcid)0000-0001-6243-219X Mejia Alvarez, Pedro. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-031-92108-7
Format: 
Availability 
Online Library~1
Available:
Copies:
6. 
Cover image for Parallel Sparse Direct Solver for Integrated Circuit Simulation
Parallel Sparse Direct Solver for Integrated Circuit Simulation
Author 
Chen, Xiaoming. author. Wang, Yu. author. Yang, Huazhong. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-53429-9
Format: 
Availability 
Online Library~1
Available:
Copies:
7. 
Cover image for Testing of Interposer-Based 2.5D Integrated Circuits
Testing of Interposer-Based 2.5D Integrated Circuits
Author 
Wang, Ran. author. Chakrabarty, Krishnendu. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-54714-5
Format: 
Availability 
Online Library~1
Available:
Copies:
8. 
Cover image for Hardware Security and Trust Design and Deployment of Integrated Circuits in a Threatened Environment
Hardware Security and Trust Design and Deployment of Integrated Circuits in a Threatened Environment
Author 
Sklavos, Nicolas. editor. Chaves, Ricardo. editor. Di Natale, Giorgio. editor. Regazzoni, Francesco. editor. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-44318-8
Format: 
Availability 
Online Library~1
Available:
Copies:
9. 
Cover image for From Variability Tolerance to Approximate Computing in Parallel Integrated Architectures and Accelerators
From Variability Tolerance to Approximate Computing in Parallel Integrated Architectures and Accelerators
Author 
Rahimi, Abbas. author. Benini, Luca. author. Gupta, Rajesh K. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-53768-9
Format: 
Availability 
Online Library~1
Available:
Copies:
10. 
Cover image for Analog Integrated Circuit Design Automation Placement, Routing and Parasitic Extraction Techniques
Analog Integrated Circuit Design Automation Placement, Routing and Parasitic Extraction Techniques
Author 
Martins, Ricardo. author. (orcid)0000-0002-8251-1415 Lourenço, Nuno. author. Horta, Nuno. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-34060-9
Format: 
Availability 
Online Library~1
Available:
Copies:
11. 
Cover image for Arbitrary Modeling of TSVs for 3D Integrated Circuits
Arbitrary Modeling of TSVs for 3D Integrated Circuits
Author 
Salah, Khaled. author. Ismail, Yehea. author. El-Rouby, Alaa. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE
Electronic Access 
https://doi.org/10.1007/978-3-319-07611-9
Format: 
Availability 
Online Library~1
Available:
Copies:
12. 
Cover image for Design for High Performance, Low Power, and Reliable 3D Integrated Circuits
Design for High Performance, Low Power, and Reliable 3D Integrated Circuits
Author 
Lim, Sung Kyu. author. SpringerLink (Online service)
Preferred Shelf Number 
ONLINE(330852.1)
Electronic Access 
http://dx.doi.org/10.1007/978-1-4419-9542-1
Format: 
Availability 
Online Library~1
Available:
Copies:
Go to:Search Results
|
Top of Page
|
Search Facets