Search Results for Methodology. - Narrowed by: Microprocessors.
SirsiDynix Enterprise
https://katalog.hacettepe.edu.tr/client/en_US/default/default/qu$003dMethodology.$0026qf$003dSUBJECT$002509Subject$002509Microprocessors.$002509Microprocessors.$0026ic$003dtrue$0026ps$003d300?dt=list
2026-03-15T19:46:13Z
SystemVerilog Assertions and Functional Coverage Guide to Language, Methodology and Applications
ent://SD_ILS/0/SD_ILS:612282
2026-03-15T19:46:13Z
2026-03-15T19:46:13Z
Author Mehta, Ashok B. author. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-319-30539-4">https://doi.org/10.1007/978-3-319-30539-4</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
Fundamentals of Electromigration-Aware Integrated Circuit Design
ent://SD_ILS/0/SD_ILS:607413
2026-03-15T19:46:13Z
2026-03-15T19:46:13Z
Author Lienig, Jens. author. (orcid)0000-0002-2140-4587 Rothe, Susann. author. Thiele, Matthias. author. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-031-80023-8">https://doi.org/10.1007/978-3-031-80023-8</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
Green IT Engineering: Concepts, Models, Complex Systems Architectures
ent://SD_ILS/0/SD_ILS:611372
2026-03-15T19:46:13Z
2026-03-15T19:46:13Z
Author Kharchenko, Vyacheslav. editor. Kondratenko, Yuriy. editor. Kacprzyk, Janusz. editor. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-319-44162-7">https://doi.org/10.1007/978-3-319-44162-7</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
Handbook of Hardware/Software Codesign
ent://SD_ILS/0/SD_ILS:612453
2026-03-15T19:46:13Z
2026-03-15T19:46:13Z
Author Ha, Soonhoi. editor. Teich, Jürgen. editor. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-94-017-7267-9">https://doi.org/10.1007/978-94-017-7267-9</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
Hardware IP Security and Trust
ent://SD_ILS/0/SD_ILS:614176
2026-03-15T19:46:13Z
2026-03-15T19:46:13Z
Author Mishra, Prabhat. editor. Bhunia, Swarup. editor. Tehranipoor, Mark. editor. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-319-49025-0">https://doi.org/10.1007/978-3-319-49025-0</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
Fundamentals of Computer Architecture and Design
ent://SD_ILS/0/SD_ILS:614688
2026-03-15T19:46:13Z
2026-03-15T19:46:13Z
Author Bindal, Ahmet. author. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-319-25811-9">https://doi.org/10.1007/978-3-319-25811-9</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
Electromigration Inside Logic Cells Modeling, Analyzing and Mitigating Signal Electromigration in NanoCMOS
ent://SD_ILS/0/SD_ILS:612267
2026-03-15T19:46:13Z
2026-03-15T19:46:13Z
Author Posser, Gracieli. author. Sapatnekar, Sachin S. author. Reis, Ricardo. author. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-319-48899-8">https://doi.org/10.1007/978-3-319-48899-8</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects
ent://SD_ILS/0/SD_ILS:616475
2026-03-15T19:46:13Z
2026-03-15T19:46:13Z
Author Lourenço, Nuno. author. Martins, Ricardo. author. (orcid)0000-0002-8251-1415 Horta, Nuno. author. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-319-42037-0">https://doi.org/10.1007/978-3-319-42037-0</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
Distributed Simulation A Model Driven Engineering Approach
ent://SD_ILS/0/SD_ILS:611189
2026-03-15T19:46:13Z
2026-03-15T19:46:13Z
Author Topçu, Okan. author. Durak, Umut. author. Oğuztüzün, Halit. author. Yilmaz, Levent. author. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-319-03050-0">https://doi.org/10.1007/978-3-319-03050-0</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
Heterogeneous Reconfigurable Processors for Real-Time Baseband Processing From Algorithm to Architecture
ent://SD_ILS/0/SD_ILS:614187
2026-03-15T19:46:13Z
2026-03-15T19:46:13Z
Author Zhang, Chenxin. author. Liu, Liang. author. Öwall, Viktor. author. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-319-24004-6">https://doi.org/10.1007/978-3-319-24004-6</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
IP Cores Design from Specifications to Production Modeling, Verification, Optimization, and Protection
ent://SD_ILS/0/SD_ILS:613964
2026-03-15T19:46:13Z
2026-03-15T19:46:13Z
Author Mohamed, Khaled Salah. author. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-319-22035-2">https://doi.org/10.1007/978-3-319-22035-2</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
Multi-Net Optimization of VLSI Interconnect
ent://SD_ILS/0/SD_ILS:529553
2026-03-15T19:46:13Z
2026-03-15T19:46:13Z
Author Moiseev, Konstantin. author. Kolodny, Avinoam. author. Wimer, Shmuel. author. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-1-4614-0821-5">https://doi.org/10.1007/978-1-4614-0821-5</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
Spintronics-based Computing
ent://SD_ILS/0/SD_ILS:530181
2026-03-15T19:46:13Z
2026-03-15T19:46:13Z
Author Zhao, Weisheng. editor. Prenat, Guillaume. editor. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-319-15180-9">https://doi.org/10.1007/978-3-319-15180-9</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
Design of cost-efficient interconnect processing units : Spidergon STNoC
ent://SD_ILS/0/SD_ILS:539486
2026-03-15T19:46:13Z
2026-03-15T19:46:13Z
Author Coppola, Marcello.<br/>Preferred Shelf Number TK5105.546 .D47 2009<br/>Electronic Access <a href="https://www.taylorfrancis.com/books/9781420044720">Click here to view.</a><br/>Format: Books<br/>Availability Online Library~1<br/>