Search Results for Microprocessors - Narrowed by: Electronics. SirsiDynix Enterprise https://katalog.hacettepe.edu.tr/client/en_US/default/default/qu$003dMicroprocessors$0026qf$003dSUBJECT$002509Subject$002509Electronics.$002509Electronics.$0026pe$003dd$00253A$0026ps$003d300$0026isd$003dtrue? 2025-01-18T21:30:20Z Emerging Computing: From Devices to Systems Looking Beyond Moore and Von Neumann ent://SD_ILS/0/SD_ILS:527384 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Aly, Mohamed M. Sabry. editor.&#160;Chattopadhyay, Anupam. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-981-16-7487-7">https://doi.org/10.1007/978-981-16-7487-7</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Software Defined Chips Volume II ent://SD_ILS/0/SD_ILS:527085 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Liu, Leibo. author.&#160;Wei, Shaojun. author.&#160;Zhu, Jianfeng. author.&#160;Deng, Chenchen. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-981-19-7636-0">https://doi.org/10.1007/978-981-19-7636-0</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Security Policy in System-on-Chip Designs Specification, Implementation and Verification ent://SD_ILS/0/SD_ILS:482920 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Ray, Sandip. author.&#160;Basak, Abhishek. author.&#160;Bhunia, Swarup. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-93464-8">https://doi.org/10.1007/978-3-319-93464-8</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Design Automation Techniques for Approximation Circuits Verification, Synthesis and Test ent://SD_ILS/0/SD_ILS:486411 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Chandrasekharan, Arun. author.&#160;Gro&szlig;e, Daniel. author.&#160;Drechsler, Rolf. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-98965-5">https://doi.org/10.1007/978-3-319-98965-5</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Fundamentals of Computer Architecture and Design ent://SD_ILS/0/SD_ILS:483854 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Bindal, Ahmet. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-030-00223-7">https://doi.org/10.1007/978-3-030-00223-7</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Approximate Circuits Methodologies and CAD ent://SD_ILS/0/SD_ILS:484453 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Reda, Sherief. editor.&#160;Shafique, Muhammad. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-99322-5">https://doi.org/10.1007/978-3-319-99322-5</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Learning from VLSI Design Experience ent://SD_ILS/0/SD_ILS:484885 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Lee, Weng Fook. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-030-03238-8">https://doi.org/10.1007/978-3-030-03238-8</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Power Estimation on Electronic System Level using Linear Power Models ent://SD_ILS/0/SD_ILS:485103 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Schuermans, Stefan. author.&#160;Leupers, Rainer. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-030-01875-7">https://doi.org/10.1007/978-3-030-01875-7</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Post-Silicon Validation and Debug ent://SD_ILS/0/SD_ILS:484111 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Mishra, Prabhat. editor.&#160;Farahmandi, Farimah. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-98116-1">https://doi.org/10.1007/978-3-319-98116-1</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Exact Design of Digital Microfluidic Biochips ent://SD_ILS/0/SD_ILS:484120 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Keszocze, Oliver. author.&#160;Wille, Robert. author.&#160;Drechsler, Rolf. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-90936-3">https://doi.org/10.1007/978-3-319-90936-3</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Automated Methods in Cryptographic Fault Analysis ent://SD_ILS/0/SD_ILS:485925 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Breier, Jakub. editor.&#160;Hou, Xiaolu. editor.&#160;Bhasin, Shivam. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-030-11333-9">https://doi.org/10.1007/978-3-030-11333-9</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Complex Digital Circuits ent://SD_ILS/0/SD_ILS:486182 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Deschamps, Jean-Pierre. author.&#160;Valderrama, Elena. author.&#160;Ter&eacute;s, Llu&iacute;s. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-030-12653-7">https://doi.org/10.1007/978-3-030-12653-7</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Languages, Design Methods, and Tools for Electronic System Design Selected Contributions from FDL 2017 ent://SD_ILS/0/SD_ILS:486574 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Gro&szlig;e, Daniel. editor.&#160;Vinco, Sara. editor.&#160;Patel, Hiren. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-030-02215-0">https://doi.org/10.1007/978-3-030-02215-0</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Multi-run Memory Tests for Pattern Sensitive Faults ent://SD_ILS/0/SD_ILS:487779 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Mrozek, Ireneusz. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-91204-2">https://doi.org/10.1007/978-3-319-91204-2</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Arbitrary Modeling of TSVs for 3D Integrated Circuits ent://SD_ILS/0/SD_ILS:529725 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Salah, Khaled. author.&#160;Ismail, Yehea. author.&#160;El-Rouby, Alaa. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-07611-9">https://doi.org/10.1007/978-3-319-07611-9</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> FPGA Design Best Practices for Team-based Reuse ent://SD_ILS/0/SD_ILS:529650 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Simpson, Philip Andrew. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-17924-7">https://doi.org/10.1007/978-3-319-17924-7</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Embedded Systems Design for High-Speed Data Acquisition and Control ent://SD_ILS/0/SD_ILS:530134 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Di Paolo Emilio, Maurizio. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-06865-7">https://doi.org/10.1007/978-3-319-06865-7</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Trusted Computing for Embedded Systems ent://SD_ILS/0/SD_ILS:530149 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Candaele, Bernard. editor.&#160;Soudris, Dimitrios. editor.&#160;Anagnostopoulos, Iraklis. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-09420-5">https://doi.org/10.1007/978-3-319-09420-5</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Wideband CMOS Receivers ent://SD_ILS/0/SD_ILS:530231 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Fernandes, Miguel D. editor.&#160;Oliveira, Luis B. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-18920-8">https://doi.org/10.1007/978-3-319-18920-8</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> More than Moore Technologies for Next Generation Computer Design ent://SD_ILS/0/SD_ILS:529454 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Topaloglu, Rasit O. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-1-4939-2163-8">https://doi.org/10.1007/978-1-4939-2163-8</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Microarchitecture of Network-on-Chip Routers A Designer's Perspective ent://SD_ILS/0/SD_ILS:529221 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Dimitrakopoulos, Giorgos. author.&#160;Psarras, Anastasios. author.&#160;Seitanidis, Ioannis. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-1-4614-4301-8">https://doi.org/10.1007/978-1-4614-4301-8</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Three-Dimensional Design Methodologies for Tree-based FPGA Architecture ent://SD_ILS/0/SD_ILS:529226 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Pangracious, Vinod. author.&#160;Marrakchi, Zied. author.&#160;Mehrez, Habib. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-19174-4">https://doi.org/10.1007/978-3-319-19174-4</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Languages, Design Methods, and Tools for Electronic System Design Selected Contributions from FDL 2013 ent://SD_ILS/0/SD_ILS:529255 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Lou&euml;rat, Marie-Minerve. editor.&#160;Maehne, Torsten. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-06317-1">https://doi.org/10.1007/978-3-319-06317-1</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Analysis and Design of Networks-on-Chip Under High Process Variation ent://SD_ILS/0/SD_ILS:529355 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Ezz-Eldin, Rabab. author.&#160;El-Moursy, Magdy Ali. author.&#160;Hamed, Hesham F. A. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-25766-2">https://doi.org/10.1007/978-3-319-25766-2</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Dynamic Memory Management for Embedded Systems ent://SD_ILS/0/SD_ILS:529370 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Atienza Alonso, David. author.&#160;Mamagkakis, Stylianos. author.&#160;Poucet, Christophe. author.&#160;Pe&oacute;n-Quir&oacute;s, Miguel. author.&#160;Bartzas, Alexandros. author.<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-10572-7">https://doi.org/10.1007/978-3-319-10572-7</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> FPGA Based Accelerators for Financial Applications ent://SD_ILS/0/SD_ILS:529547 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;De Schryver, Christian. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-15407-7">https://doi.org/10.1007/978-3-319-15407-7</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Multi-Net Optimization of VLSI Interconnect ent://SD_ILS/0/SD_ILS:529553 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Moiseev, Konstantin. author.&#160;Kolodny, Avinoam. author.&#160;Wimer, Shmuel. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-1-4614-0821-5">https://doi.org/10.1007/978-1-4614-0821-5</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Low Power Interconnect Design ent://SD_ILS/0/SD_ILS:529629 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Saini, Sandeep. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-1-4614-1323-3">https://doi.org/10.1007/978-1-4614-1323-3</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Engineering Embedded Systems Physics, Programs, Circuits ent://SD_ILS/0/SD_ILS:530011 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Hintenaus, Peter. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-10680-9">https://doi.org/10.1007/978-3-319-10680-9</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Multiprocessor Scheduling for Real-Time Systems ent://SD_ILS/0/SD_ILS:530029 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Baruah, Sanjoy. author.&#160;Bertogna, Marko. author.&#160;Buttazzo, Giorgio. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-08696-5">https://doi.org/10.1007/978-3-319-08696-5</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Introduction to Embedded Systems Using Microcontrollers and the MSP430 ent://SD_ILS/0/SD_ILS:482714 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Jim&eacute;nez, Manuel. author.&#160;Palomera, Rogelio. author.&#160;Couvertier, Isidoro. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-1-4614-3143-5">https://doi.org/10.1007/978-1-4614-3143-5</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Scalable and Near-Optimal Design Space Exploration for Embedded Systems ent://SD_ILS/0/SD_ILS:482841 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Kritikakou, Angeliki. author.&#160;Catthoor, Francky. author.&#160;Goutis, Costas. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-04942-7">https://doi.org/10.1007/978-3-319-04942-7</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Models, Methods, and Tools for Complex Chip Design Selected Contributions from FDL 2012 ent://SD_ILS/0/SD_ILS:489249 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Haase, Jan. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-01418-0">https://doi.org/10.1007/978-3-319-01418-0</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Emerging Memory Technologies Design, Architecture, and Applications ent://SD_ILS/0/SD_ILS:484210 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Xie, Yuan. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-1-4419-9551-3">https://doi.org/10.1007/978-1-4419-9551-3</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Correct-by-Construction Approaches for SoC Design ent://SD_ILS/0/SD_ILS:484762 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Sinha, Roopak. author.&#160;Roop, Parthasarathi. author.&#160;Basu, Samik. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-1-4614-7864-5">https://doi.org/10.1007/978-1-4614-7864-5</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Routing Algorithms in Networks-on-Chip ent://SD_ILS/0/SD_ILS:484772 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Palesi, Maurizio. editor.&#160;Daneshtalab, Masoud. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-1-4614-8274-1">https://doi.org/10.1007/978-1-4614-8274-1</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Source-Synchronous Networks-On-Chip Circuit and Architectural Interconnect Modeling ent://SD_ILS/0/SD_ILS:484822 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Mandal, Ayan. author.&#160;Khatri, Sunil P. author.&#160;Mahapatra, Rabi. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-1-4614-9405-8">https://doi.org/10.1007/978-1-4614-9405-8</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Pipelined Multiprocessor System-on-Chip for Multimedia ent://SD_ILS/0/SD_ILS:488374 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Javaid, Haris. author.&#160;Parameswaran, Sri. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-01113-4">https://doi.org/10.1007/978-3-319-01113-4</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Smart Multicore Embedded Systems ent://SD_ILS/0/SD_ILS:487623 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Torquati, Massimo. editor. (orcid)0000-0001-6323-3459&#160;Bertels, Koen. editor.&#160;Karlsson, Sven. editor.&#160;Pacull, Fran&ccedil;ois. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-1-4614-8800-2">https://doi.org/10.1007/978-1-4614-8800-2</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Programming Heterogeneous MPSoCs Tool Flows to Close the Software Productivity Gap ent://SD_ILS/0/SD_ILS:487638 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Castrill&oacute;n Mazo, Jer&oacute;nimo. author.&#160;Leupers, Rainer. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-00675-8">https://doi.org/10.1007/978-3-319-00675-8</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> SystemC and SystemC-AMS in Practice SystemC 2.3, 2.2 and SystemC-AMS 1.0 ent://SD_ILS/0/SD_ILS:488806 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Banerjee, Amal. author.&#160;Sur, Balmiki. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-01147-9">https://doi.org/10.1007/978-3-319-01147-9</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Digital VLSI Design with Verilog A Textbook from Silicon Valley Polytechnic Institute ent://SD_ILS/0/SD_ILS:488822 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Williams, John Michael. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-04789-8">https://doi.org/10.1007/978-3-319-04789-8</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Debugging Systems-on-Chip Communication-centric and Abstraction-based Techniques ent://SD_ILS/0/SD_ILS:488891 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Vermeulen, Bart. author.&#160;Goossens, Kees. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-06242-6">https://doi.org/10.1007/978-3-319-06242-6</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Digital electronics demystified a self-teaching guide ent://SD_ILS/0/SD_ILS:294154 2025-01-18T21:30:20Z 2025-01-18T21:30:20Z Author&#160;Predko, Michael.<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="http://mhebooklibrary.com/reader/digital-electronics-demystified">Subscription required</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/>