Search Results for Processor Architectures. - Narrowed by: 2015 SirsiDynix Enterprise https://katalog.hacettepe.edu.tr/client/en_US/default/default/qu$003dProcessor$002bArchitectures.$0026qf$003dPUBDATE$002509Publication$002bDate$0025092015$0025092015$0026ps$003d300?dt=list 2025-03-18T05:38:01Z Cryptography and Information Security in the Balkans First International Conference, BalkanCryptSec 2014, Istanbul, Turkey, October 16-17, 2014, Revised Selected Papers ent://SD_ILS/0/SD_ILS:518872 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Ors, Berna. editor.&#160;Preneel, Bart. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-21356-9">https://doi.org/10.1007/978-3-319-21356-9</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Formal Specification Level Concepts, Methods, and Algorithms ent://SD_ILS/0/SD_ILS:530400 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Soeken, Mathias. author.&#160;Drechsler, Rolf. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-08699-6">https://doi.org/10.1007/978-3-319-08699-6</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Flip-Flop Design in Nanometer CMOS From High Speed to Low Energy ent://SD_ILS/0/SD_ILS:530401 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Alioto, Massimo. author.&#160;Consoli, Elio. author.&#160;Palumbo, Gaetano. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-01997-0">https://doi.org/10.1007/978-3-319-01997-0</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Applied Reconfigurable Computing 11th International Symposium, ARC 2015, Bochum, Germany, April 13-17, 2015, Proceedings ent://SD_ILS/0/SD_ILS:519004 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Sano, Kentaro. editor.&#160;Soudris, Dimitrios. editor.&#160;H&uuml;bner, Michael. editor.&#160;Diniz, Pedro C. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-16214-0">https://doi.org/10.1007/978-3-319-16214-0</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Three-Dimensional Design Methodologies for Tree-based FPGA Architecture ent://SD_ILS/0/SD_ILS:529226 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Pangracious, Vinod. author.&#160;Marrakchi, Zied. author.&#160;Mehrez, Habib. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-19174-4">https://doi.org/10.1007/978-3-319-19174-4</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> More than Moore Technologies for Next Generation Computer Design ent://SD_ILS/0/SD_ILS:529454 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Topaloglu, Rasit O. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-1-4939-2163-8">https://doi.org/10.1007/978-1-4939-2163-8</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Low Power Interconnect Design ent://SD_ILS/0/SD_ILS:529629 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Saini, Sandeep. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-1-4614-1323-3">https://doi.org/10.1007/978-1-4614-1323-3</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Arbitrary Modeling of TSVs for 3D Integrated Circuits ent://SD_ILS/0/SD_ILS:529725 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Salah, Khaled. author.&#160;Ismail, Yehea. author.&#160;El-Rouby, Alaa. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-07611-9">https://doi.org/10.1007/978-3-319-07611-9</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> SVA: The Power of Assertions in SystemVerilog ent://SD_ILS/0/SD_ILS:529900 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Cerny, Eduard. author.&#160;Dudani, Surrendra. author.&#160;Havlicek, John. author.&#160;Korchemny, Dmitry. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-07139-8">https://doi.org/10.1007/978-3-319-07139-8</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Engineering Embedded Systems Physics, Programs, Circuits ent://SD_ILS/0/SD_ILS:530011 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Hintenaus, Peter. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-10680-9">https://doi.org/10.1007/978-3-319-10680-9</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Embedded Systems Design for High-Speed Data Acquisition and Control ent://SD_ILS/0/SD_ILS:530134 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Di Paolo Emilio, Maurizio. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-06865-7">https://doi.org/10.1007/978-3-319-06865-7</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Trusted Computing for Embedded Systems ent://SD_ILS/0/SD_ILS:530149 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Candaele, Bernard. editor.&#160;Soudris, Dimitrios. editor.&#160;Anagnostopoulos, Iraklis. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-09420-5">https://doi.org/10.1007/978-3-319-09420-5</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Counterfeit Integrated Circuits Detection and Avoidance ent://SD_ILS/0/SD_ILS:530174 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Tehranipoor, Mark (Mohammad). author.&#160;Guin, Ujjwal. author.&#160;Forte, Domenic. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-11824-6">https://doi.org/10.1007/978-3-319-11824-6</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Spintronics-based Computing ent://SD_ILS/0/SD_ILS:530181 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Zhao, Weisheng. editor.&#160;Prenat, Guillaume. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-15180-9">https://doi.org/10.1007/978-3-319-15180-9</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Wideband CMOS Receivers ent://SD_ILS/0/SD_ILS:530231 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Fernandes, Miguel D. editor.&#160;Oliveira, Luis B. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-18920-8">https://doi.org/10.1007/978-3-319-18920-8</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design ent://SD_ILS/0/SD_ILS:530308 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Chen, Weiwei. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-08753-5">https://doi.org/10.1007/978-3-319-08753-5</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Microarchitecture of Network-on-Chip Routers A Designer's Perspective ent://SD_ILS/0/SD_ILS:529221 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Dimitrakopoulos, Giorgos. author.&#160;Psarras, Anastasios. author.&#160;Seitanidis, Ioannis. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-1-4614-4301-8">https://doi.org/10.1007/978-1-4614-4301-8</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Model-Driven Design Using IEC 61499 A Synchronous Approach for Embedded and Automation Systems ent://SD_ILS/0/SD_ILS:529253 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Yoong, Li Hsien. author.&#160;Roop, Partha S. author.&#160;Bhatti, Zeeshan E. author.&#160;Kuo, Matthew M. Y. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-10521-5">https://doi.org/10.1007/978-3-319-10521-5</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Languages, Design Methods, and Tools for Electronic System Design Selected Contributions from FDL 2013 ent://SD_ILS/0/SD_ILS:529255 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Lou&euml;rat, Marie-Minerve. editor.&#160;Maehne, Torsten. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-06317-1">https://doi.org/10.1007/978-3-319-06317-1</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Functional Verification of Dynamically Reconfigurable FPGA-based Systems ent://SD_ILS/0/SD_ILS:529318 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Gong, Lingkan. author.&#160;Diessel, Oliver. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-06838-1">https://doi.org/10.1007/978-3-319-06838-1</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Analysis and Design of Networks-on-Chip Under High Process Variation ent://SD_ILS/0/SD_ILS:529355 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Ezz-Eldin, Rabab. author.&#160;El-Moursy, Magdy Ali. author.&#160;Hamed, Hesham F. A. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-25766-2">https://doi.org/10.1007/978-3-319-25766-2</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Dynamic Memory Management for Embedded Systems ent://SD_ILS/0/SD_ILS:529370 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Atienza Alonso, David. author.&#160;Mamagkakis, Stylianos. author.&#160;Poucet, Christophe. author.&#160;Pe&oacute;n-Quir&oacute;s, Miguel. author.&#160;Bartzas, Alexandros. author.<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-10572-7">https://doi.org/10.1007/978-3-319-10572-7</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> FPGA Design Best Practices for Team-based Reuse ent://SD_ILS/0/SD_ILS:529650 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Simpson, Philip Andrew. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-17924-7">https://doi.org/10.1007/978-3-319-17924-7</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> FPGA Based Accelerators for Financial Applications ent://SD_ILS/0/SD_ILS:529547 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;De Schryver, Christian. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-15407-7">https://doi.org/10.1007/978-3-319-15407-7</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Multi-Net Optimization of VLSI Interconnect ent://SD_ILS/0/SD_ILS:529553 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Moiseev, Konstantin. author.&#160;Kolodny, Avinoam. author.&#160;Wimer, Shmuel. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-1-4614-0821-5">https://doi.org/10.1007/978-1-4614-0821-5</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Multiprocessor Scheduling for Real-Time Systems ent://SD_ILS/0/SD_ILS:530029 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Baruah, Sanjoy. author.&#160;Bertogna, Marko. author.&#160;Buttazzo, Giorgio. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-08696-5">https://doi.org/10.1007/978-3-319-08696-5</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Debug Automation from Pre-Silicon to Post-Silicon ent://SD_ILS/0/SD_ILS:529988 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Dehbashi, Mehdi. author.&#160;Fey, G&ouml;rschwin. author.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-09309-3">https://doi.org/10.1007/978-3-319-09309-3</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/> Smart Sensors and Systems ent://SD_ILS/0/SD_ILS:530215 2025-03-18T05:38:01Z 2025-03-18T05:38:01Z Author&#160;Lin, Youn-Long. editor.&#160;Kyung, Chong-Min. editor.&#160;Yasuura, Hiroto. editor.&#160;Liu, Yongpan. editor.&#160;SpringerLink (Online service)<br/>Preferred Shelf Number&#160;ONLINE<br/>Electronic Access&#160;<a href="https://doi.org/10.1007/978-3-319-14711-6">https://doi.org/10.1007/978-3-319-14711-6</a><br/>Format:&#160;Electronic Resources<br/>Availability&#160;Online Library~1<br/>