Search Results for System design - Narrowed by: Logic design.SirsiDynix Enterprisehttps://katalog.hacettepe.edu.tr/client/en_US/default/default/qu$003dSystem$002bdesign$0026qf$003dSUBJECT$002509Subject$002509Logic$002bdesign.$002509Logic$002bdesign.$0026te$003dILS$0026ps$003d300?dt=list2024-10-09T01:23:47ZIntegrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 22nd International Workshop, PATMOS 2012, Newcastle upon Tyne, UK, September 4-6, 2012, Revised Selected Papersent://SD_ILS/0/SD_ILS:3341362024-10-09T01:23:47Z2024-10-09T01:23:47ZAuthor Ayala, José L. editor. Shang, Delong. editor. Yakovlev, Alex. editor. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE(334136.1)<br/>Electronic Access <a href="http://dx.doi.org/10.1007/978-3-642-36157-9">http://dx.doi.org/10.1007/978-3-642-36157-9</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation 20th International Workshop, PATMOS 2010, Grenoble, France, September 7-10, 2010, Revised Selected Papersent://SD_ILS/0/SD_ILS:1936962024-10-09T01:23:47Z2024-10-09T01:23:47ZAuthor Leuken, René. editor. Sicard, Gilles. editor. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="http://dx.doi.org/10.1007/978-3-642-17752-1">http://dx.doi.org/10.1007/978-3-642-17752-1</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation 21st International Workshop, PATMOS 2011, Madrid, Spain, September 26-29, 2011. Proceedingsent://SD_ILS/0/SD_ILS:1955622024-10-09T01:23:47Z2024-10-09T01:23:47ZAuthor Ayala, José L. editor. García-Cámara, Braulio. editor. Prieto, Manuel. editor. Ruggiero, Martino. editor. Sicard, Gilles. editor.<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="http://dx.doi.org/10.1007/978-3-642-24154-3">http://dx.doi.org/10.1007/978-3-642-24154-3</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 19th International Workshop, PATMOS 2009, Delft, The Netherlands, September 9-11, 2009, Revised Selected Papersent://SD_ILS/0/SD_ILS:1918022024-10-09T01:23:47Z2024-10-09T01:23:47ZAuthor Monteiro, José. editor. Leuken, René. editor. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="http://dx.doi.org/10.1007/978-3-642-11802-9">http://dx.doi.org/10.1007/978-3-642-11802-9</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>Electronics System Design Techniques for Safety Critical Applicationsent://SD_ILS/0/SD_ILS:1703972024-10-09T01:23:47Z2024-10-09T01:23:47ZAuthor Sterpone, Luca. author. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="http://dx.doi.org/10.1007/978-1-4020-8979-4">http://dx.doi.org/10.1007/978-1-4020-8979-4</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>Introduction to Embedded System Design Using Field Programmable Gate Arraysent://SD_ILS/0/SD_ILS:1758752024-10-09T01:23:47Z2024-10-09T01:23:47ZAuthor Dubey, Rahul. author. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="http://dx.doi.org/10.1007/978-1-84882-016-6">http://dx.doi.org/10.1007/978-1-84882-016-6</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008. Revised Selected Papersent://SD_ILS/0/SD_ILS:1895652024-10-09T01:23:47Z2024-10-09T01:23:47ZAuthor Svensson, Lars. editor. Monteiro, José. editor. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="http://dx.doi.org/10.1007/978-3-540-95948-9">http://dx.doi.org/10.1007/978-3-540-95948-9</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007. Proceedingsent://SD_ILS/0/SD_ILS:1871552024-10-09T01:23:47Z2024-10-09T01:23:47ZAuthor Azémard, Nadine. editor. Svensson, Lars. editor. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="http://dx.doi.org/10.1007/978-3-540-74442-9">http://dx.doi.org/10.1007/978-3-540-74442-9</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006. Proceedingsent://SD_ILS/0/SD_ILS:1847182024-10-09T01:23:47Z2024-10-09T01:23:47ZAuthor Vounckx, Johan. editor. Azemard, Nadine. editor. Maurine, Philippe. editor. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="http://dx.doi.org/10.1007/11847083">http://dx.doi.org/10.1007/11847083</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>Logically determined design clockless system design with NULL convention logicent://SD_ILS/0/SD_ILS:3016452024-10-09T01:23:47Z2024-10-09T01:23:47ZAuthor Fant, Karl M.<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="http://www.contentreserve.com/TitleInfo.asp?ID={1F7D25ED-7DB8-40A3-B98F-A6D66E238591}&Format=50">Click for information</a>
<a href="http://proquest.safaribooksonline.com/?fpi=9780471684787">Available by subscription from Safari Books Online</a>
John Wiley <a href="http://dx.doi.org/10.1002/0471702897">http://dx.doi.org/10.1002/0471702897</a>
MyiLibrary, Table of contents <a href="http://www.myilibrary.com?id=25243&ref=toc">http://www.myilibrary.com?id=25243&ref=toc</a>
Volltext <a href="http://proquest.tech.safaribooksonline.de/9780471684787">http://proquest.tech.safaribooksonline.de/9780471684787</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 15th International Workshop, PATMOS 2005, Leuven, Belgium, September 21-23, 2005. Proceedingsent://SD_ILS/0/SD_ILS:1831432024-10-09T01:23:47Z2024-10-09T01:23:47ZAuthor Paliouras, Vassilis. editor. Vounckx, Johan. editor. Verkest, Diederik. editor. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="http://dx.doi.org/10.1007/11556930">http://dx.doi.org/10.1007/11556930</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>