Search Results for Test. - Narrowed by: Processor Architectures.
SirsiDynix Enterprise
https://katalog.hacettepe.edu.tr/client/en_US/default/default/qu$003dTest.$0026qf$003dSUBJECT$002509Subject$002509Processor$002bArchitectures.$002509Processor$002bArchitectures.$0026ps$003d300?dt=list
2026-03-13T23:46:48Z
VLSI Design and Test 21st International Symposium, VDAT 2017, Roorkee, India, June 29 - July 2, 2017, Revised Selected Papers
ent://SD_ILS/0/SD_ILS:613347
2026-03-13T23:46:48Z
2026-03-13T23:46:48Z
Author Kaushik, Brajesh Kumar. editor. Dasgupta, Sudeb. editor. Singh, Virendra. editor. (orcid)0000-0002-9113-5167 SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-981-10-7470-7">https://doi.org/10.1007/978-981-10-7470-7</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
VLSI Design and Test 17th International Symposium, VDAT 2013, Jaipur, India, July 27-30, 2013, Revised Selected Papers
ent://SD_ILS/0/SD_ILS:335156
2026-03-13T23:46:48Z
2026-03-13T23:46:48Z
Author Gaur, Manoj Singh. editor. Zwolinski, Mark. editor. Laxmi, Vijay. editor. Boolchandani, Dharmendra. editor. Sing, Virendra. editor.<br/>Preferred Shelf Number ONLINE(335156.1)<br/>Electronic Access <a href="http://dx.doi.org/10.1007/978-3-642-42024-5">http://dx.doi.org/10.1007/978-3-642-42024-5</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
System-Level Validation High-Level Modeling and Directed Test Generation Techniques
ent://SD_ILS/0/SD_ILS:331265
2026-03-13T23:46:48Z
2026-03-13T23:46:48Z
Author Chen, Mingsong. author. Qin, Xiaoke. author. Koo, Heon-Mo. author. Mishra, Prabhat. author. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE(331265.1)<br/>Electronic Access <a href="http://dx.doi.org/10.1007/978-1-4614-1359-2">http://dx.doi.org/10.1007/978-1-4614-1359-2</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
Handbook of Computer Architecture
ent://SD_ILS/0/SD_ILS:606621
2026-03-13T23:46:48Z
2026-03-13T23:46:48Z
Author Chattopadhyay, Anupam. editor. (orcid)0000-0002-8818-6983 SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-981-97-9314-3">https://doi.org/10.1007/978-981-97-9314-3</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
Integrated Circuit Design Tape-out Process with Open-Source Tools
ent://SD_ILS/0/SD_ILS:608451
2026-03-13T23:46:48Z
2026-03-13T23:46:48Z
Author Ortega Cisneros, Susana. author. Baungarten Leon, Emilio Isaac. author. (orcid)0000-0001-6243-219X Mejia Alvarez, Pedro. author. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-031-92108-7">https://doi.org/10.1007/978-3-031-92108-7</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
Towards Heterogeneous Multi-core Systems-on-Chip for Edge Machine Learning Journey from Single-core Acceleration to Multi-core Heterogeneous Systems
ent://SD_ILS/0/SD_ILS:601747
2026-03-13T23:46:48Z
2026-03-13T23:46:48Z
Author Jain, Vikram. author. (orcid)0000-0002-1267-1683 Verhelst, Marian. author. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-031-38230-7">https://doi.org/10.1007/978-3-031-38230-7</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
Machine Learning Support for Fault Diagnosis of System-on-Chip
ent://SD_ILS/0/SD_ILS:527527
2026-03-13T23:46:48Z
2026-03-13T23:46:48Z
Author Girard, Patrick. editor. Blanton, Shawn. editor. Wang, Li-C. editor. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-031-19639-3">https://doi.org/10.1007/978-3-031-19639-3</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
The Dark Side of Silicon Energy Efficient Computing in the Dark Silicon Era
ent://SD_ILS/0/SD_ILS:611677
2026-03-13T23:46:48Z
2026-03-13T23:46:48Z
Author Rahmani, Amir M. editor. Liljeberg, Pasi. editor. Hemani, Ahmed. editor. Jantsch, Axel. editor. Tenhunen, Hannu. editor.<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-319-31596-6">https://doi.org/10.1007/978-3-319-31596-6</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
More-than-Moore 2.5D and 3D SiP Integration
ent://SD_ILS/0/SD_ILS:612808
2026-03-13T23:46:48Z
2026-03-13T23:46:48Z
Author Radojcic, Riko. author. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-319-52548-8">https://doi.org/10.1007/978-3-319-52548-8</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
Hardware Security and Trust Design and Deployment of Integrated Circuits in a Threatened Environment
ent://SD_ILS/0/SD_ILS:616798
2026-03-13T23:46:48Z
2026-03-13T23:46:48Z
Author Sklavos, Nicolas. editor. Chaves, Ricardo. editor. Di Natale, Giorgio. editor. Regazzoni, Francesco. editor. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-319-44318-8">https://doi.org/10.1007/978-3-319-44318-8</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
Testing of Interposer-Based 2.5D Integrated Circuits
ent://SD_ILS/0/SD_ILS:616892
2026-03-13T23:46:48Z
2026-03-13T23:46:48Z
Author Wang, Ran. author. Chakrabarty, Krishnendu. author. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-319-54714-5">https://doi.org/10.1007/978-3-319-54714-5</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
The Boundary-Scan Handbook
ent://SD_ILS/0/SD_ILS:614731
2026-03-13T23:46:48Z
2026-03-13T23:46:48Z
Author Parker, Kenneth P. author. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-319-01174-5">https://doi.org/10.1007/978-3-319-01174-5</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
Counterfeit Integrated Circuits Detection and Avoidance
ent://SD_ILS/0/SD_ILS:530174
2026-03-13T23:46:48Z
2026-03-13T23:46:48Z
Author Tehranipoor, Mark (Mohammad). author. Guin, Ujjwal. author. Forte, Domenic. author. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-319-11824-6">https://doi.org/10.1007/978-3-319-11824-6</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>