Search Results for Valero, Mateo. - Narrowed by: Logic design.
SirsiDynix Enterprise
https://katalog.hacettepe.edu.tr/client/en_US/default/default/qu$003dValero$00252C$002bMateo.$0026qf$003dSUBJECT$002509Subject$002509Logic$002bdesign.$002509Logic$002bdesign.$0026ps$003d300?dt=list
2024-11-19T20:59:23Z
Network and Parallel Computing 15th IFIP WG 10.3 International Conference, NPC 2018, Muroran, Japan, November 29 – December 1, 2018, Proceedings
ent://SD_ILS/0/SD_ILS:400307
2024-11-19T20:59:23Z
2024-11-19T20:59:23Z
Author Zhang, Feng. editor. (orcid)0000-0003-1983-7321 Zhai, Jidong. editor. Snir, Marc. editor. Jin, Hai. editor. Kasahara, Hironori. editor.<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-3-030-05677-3">https://doi.org/10.1007/978-3-030-05677-3</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
High Performance Embedded Architectures and Compilers First International Conference, HiPEAC 2005, Barcelona, Spain, November 17-18, 2005. Proceedings
ent://SD_ILS/0/SD_ILS:183259
2024-11-19T20:59:23Z
2024-11-19T20:59:23Z
Author Conte, Tom. editor. Navarro, Nacho. editor. Hwu, Wen-mei W. editor. Valero, Mateo. editor. Ungerer, Theo. editor.<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="http://dx.doi.org/10.1007/11587514">http://dx.doi.org/10.1007/11587514</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>