Search Results for Wang, Yi. - Narrowed by: Logic design.
SirsiDynix Enterprise
https://katalog.hacettepe.edu.tr/client/en_US/default/default/qu$003dWang$00252C$002bYi.$0026qf$003dSUBJECT$002509Subject$002509Logic$002bdesign.$002509Logic$002bdesign.$0026ic$003dtrue$0026ps$003d300?dt=list
2024-11-20T04:43:04Z
Formal Modeling and Analysis of Timed Systems Third International Conference, FORMATS 2005, Uppsala, Sweden, September 26-28, 2005. Proceedings
ent://SD_ILS/0/SD_ILS:182783
2024-11-20T04:43:04Z
2024-11-20T04:43:04Z
Author Pettersson, Paul. editor. Yi, Wang. editor. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="http://dx.doi.org/10.1007/11603009">http://dx.doi.org/10.1007/11603009</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>
Embedded Systems Technology 15th National Conference, ESTC 2017, Shenyang, China, November 17-19, 2017, Revised Selected Papers
ent://SD_ILS/0/SD_ILS:402686
2024-11-20T04:43:04Z
2024-11-20T04:43:04Z
Author Bi, Yuanguo. editor. Chen, Gang. editor. Deng, Qingxu. editor. Wang, Yi. editor. SpringerLink (Online service)<br/>Preferred Shelf Number ONLINE<br/>Electronic Access <a href="https://doi.org/10.1007/978-981-13-1026-3">https://doi.org/10.1007/978-981-13-1026-3</a><br/>Format: Electronic Resources<br/>Availability Online Library~1<br/>