Arama Sonu&ccedil;lar&#305; Ayala, Jose L. SirsiDynix Enterprise https://katalog.hacettepe.edu.tr/client/tr_TR/default_tr/default_tr/qu$003dAyala$00252C$002bJose$002bL.$0026te$003dILS$0026ps$003d300?dt=list 2026-06-02T05:43:43Z Communication architectures for systems-on-chip ent://SD_ILS/0/SD_ILS:546461 2026-06-02T05:43:43Z 2026-06-02T05:43:43Z Yazar&#160;Ayala, Jose L.<br/>Yer Numaras&#305;&#160;TK7895 .E42 C66 2011<br/>Elektronik Eri&#351;im&#160;<a href="https://www.taylorfrancis.com/books/9781439841716">Click here to view.</a><br/>Format:&#160;Kitap<br/>Durum&#160;&Ccedil;evrimi&ccedil;i K&uuml;t&uuml;phane~1<br/> Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 22nd International Workshop, PATMOS 2012, Newcastle upon Tyne, UK, September 4-6, 2012, Revised Selected Papers ent://SD_ILS/0/SD_ILS:334136 2026-06-02T05:43:43Z 2026-06-02T05:43:43Z Yazar&#160;Ayala, Jos&eacute; L. editor.&#160;Shang, Delong. editor.&#160;Yakovlev, Alex. editor.&#160;SpringerLink (Online service)<br/>Yer Numaras&#305;&#160;ONLINE(334136.1)<br/>Elektronik Eri&#351;im&#160;<a href="http://dx.doi.org/10.1007/978-3-642-36157-9">http://dx.doi.org/10.1007/978-3-642-36157-9</a><br/>Format:&#160;Elektrnik Kaynak<br/>Durum&#160;&Ccedil;evrimi&ccedil;i K&uuml;t&uuml;phane~1<br/> VLSI-SoC: Forward-Looking Trends in IC and Systems Design 18th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2010, Madrid, Spain, September 27-29, 2010, Revised Selected Papers ent://SD_ILS/0/SD_ILS:196478 2026-06-02T05:43:43Z 2026-06-02T05:43:43Z Yazar&#160;Ayala, Jos&eacute; L. editor.&#160;Atienza Alonso, David. editor.&#160;Reis, Ricardo. editor.&#160;SpringerLink (Online service)<br/>Yer Numaras&#305;&#160;ONLINE<br/>Elektronik Eri&#351;im&#160;<a href="http://dx.doi.org/10.1007/978-3-642-28566-0">http://dx.doi.org/10.1007/978-3-642-28566-0</a><br/>Format:&#160;Elektrnik Kaynak<br/>Durum&#160;&Ccedil;evrimi&ccedil;i K&uuml;t&uuml;phane~1<br/> Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation 21st International Workshop, PATMOS 2011, Madrid, Spain, September 26-29, 2011. Proceedings ent://SD_ILS/0/SD_ILS:195562 2026-06-02T05:43:43Z 2026-06-02T05:43:43Z Yazar&#160;Ayala, Jos&eacute; L. editor.&#160;Garc&iacute;a-C&aacute;mara, Braulio. editor.&#160;Prieto, Manuel. editor.&#160;Ruggiero, Martino. editor.&#160;Sicard, Gilles. editor.<br/>Yer Numaras&#305;&#160;ONLINE<br/>Elektronik Eri&#351;im&#160;<a href="http://dx.doi.org/10.1007/978-3-642-24154-3">http://dx.doi.org/10.1007/978-3-642-24154-3</a><br/>Format:&#160;Elektrnik Kaynak<br/>Durum&#160;&Ccedil;evrimi&ccedil;i K&uuml;t&uuml;phane~1<br/>