Arama Sonu&ccedil;lar&#305; Computer system performance. - Daralt&#305;lm&#305;&#351;: Systems engineering. SirsiDynix Enterprise https://katalog.hacettepe.edu.tr/client/tr_TR/default_tr/default_tr/qu$003dComputer$002bsystem$002bperformance.$0026qf$003dSUBJECT$002509Konu$002509Systems$002bengineering.$002509Systems$002bengineering.$0026ps$003d300?dt=list 2024-11-22T12:20:48Z LTE-Advanced Relay Technology and Standardization ent://SD_ILS/0/SD_ILS:333255 2024-11-22T12:20:48Z 2024-11-22T12:20:48Z Yazar&#160;Yuan, Yifei. author.&#160;SpringerLink (Online service)<br/>Yer Numaras&#305;&#160;ONLINE(333255.1)<br/>Elektronik Eri&#351;im&#160;<a href="http://dx.doi.org/10.1007/978-3-642-29676-5">http://dx.doi.org/10.1007/978-3-642-29676-5</a><br/>Format:&#160;Elektrnik Kaynak<br/>Durum&#160;&Ccedil;evrimi&ccedil;i K&uuml;t&uuml;phane~1<br/> Soft Errors in Modern Electronic Systems ent://SD_ILS/0/SD_ILS:172744 2024-11-22T12:20:48Z 2024-11-22T12:20:48Z Yazar&#160;Nicolaidis, Michael. editor.&#160;SpringerLink (Online service)<br/>Yer Numaras&#305;&#160;ONLINE<br/>Elektronik Eri&#351;im&#160;<a href="http://dx.doi.org/10.1007/978-1-4419-6993-4">http://dx.doi.org/10.1007/978-1-4419-6993-4</a><br/>Format:&#160;Elektrnik Kaynak<br/>Durum&#160;&Ccedil;evrimi&ccedil;i K&uuml;t&uuml;phane~1<br/> Real-Time Systems Design Principles for Distributed Embedded Applications ent://SD_ILS/0/SD_ILS:173097 2024-11-22T12:20:48Z 2024-11-22T12:20:48Z Yazar&#160;Kopetz, Hermann. author.&#160;SpringerLink (Online service)<br/>Yer Numaras&#305;&#160;ONLINE<br/>Elektronik Eri&#351;im&#160;<a href="http://dx.doi.org/10.1007/978-1-4419-8237-7">http://dx.doi.org/10.1007/978-1-4419-8237-7</a><br/>Format:&#160;Elektrnik Kaynak<br/>Durum&#160;&Ccedil;evrimi&ccedil;i K&uuml;t&uuml;phane~1<br/> Hard Real-Time Computing Systems Predictable Scheduling Algorithms and Applications ent://SD_ILS/0/SD_ILS:173752 2024-11-22T12:20:48Z 2024-11-22T12:20:48Z Yazar&#160;Buttazzo, Giorgio C. author.&#160;SpringerLink (Online service)<br/>Yer Numaras&#305;&#160;ONLINE<br/>Elektronik Eri&#351;im&#160;<a href="http://dx.doi.org/10.1007/978-1-4614-0676-1">http://dx.doi.org/10.1007/978-1-4614-0676-1</a><br/>Format:&#160;Elektrnik Kaynak<br/>Durum&#160;&Ccedil;evrimi&ccedil;i K&uuml;t&uuml;phane~1<br/> Accelerating Test, Validation and Debug of High Speed Serial Interfaces ent://SD_ILS/0/SD_ILS:205484 2024-11-22T12:20:48Z 2024-11-22T12:20:48Z Yazar&#160;Fan, Yongquan. author.&#160;Zilic, Zeljko. author.&#160;SpringerLink (Online service)<br/>Yer Numaras&#305;&#160;ONLINE<br/>Elektronik Eri&#351;im&#160;<a href="http://dx.doi.org/10.1007/978-90-481-9398-1">http://dx.doi.org/10.1007/978-90-481-9398-1</a><br/>Format:&#160;Elektrnik Kaynak<br/>Durum&#160;&Ccedil;evrimi&ccedil;i K&uuml;t&uuml;phane~1<br/> Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008. Revised Selected Papers ent://SD_ILS/0/SD_ILS:189565 2024-11-22T12:20:48Z 2024-11-22T12:20:48Z Yazar&#160;Svensson, Lars. editor.&#160;Monteiro, Jos&eacute;. editor.&#160;SpringerLink (Online service)<br/>Yer Numaras&#305;&#160;ONLINE<br/>Elektronik Eri&#351;im&#160;<a href="http://dx.doi.org/10.1007/978-3-540-95948-9">http://dx.doi.org/10.1007/978-3-540-95948-9</a><br/>Format:&#160;Elektrnik Kaynak<br/>Durum&#160;&Ccedil;evrimi&ccedil;i K&uuml;t&uuml;phane~1<br/> Novel Algorithms for Fast Statistical Analysis of Scaled Circuits ent://SD_ILS/0/SD_ILS:204977 2024-11-22T12:20:48Z 2024-11-22T12:20:48Z Yazar&#160;Singhee, Amith. author.&#160;Rutenbar, Rob A. author.&#160;SpringerLink (Online service)<br/>Yer Numaras&#305;&#160;ONLINE<br/>Elektronik Eri&#351;im&#160;<a href="http://dx.doi.org/10.1007/978-90-481-3100-6">http://dx.doi.org/10.1007/978-90-481-3100-6</a><br/>Format:&#160;Elektrnik Kaynak<br/>Durum&#160;&Ccedil;evrimi&ccedil;i K&uuml;t&uuml;phane~1<br/> Languages for Embedded Systems and their Applications Selected Contributions on Specification, Design, and Verification from FDL&rsquo;08 ent://SD_ILS/0/SD_ILS:170626 2024-11-22T12:20:48Z 2024-11-22T12:20:48Z Yazar&#160;Radetzki, Martin. editor.&#160;SpringerLink (Online service)<br/>Yer Numaras&#305;&#160;ONLINE<br/>Elektronik Eri&#351;im&#160;<a href="http://dx.doi.org/10.1007/978-1-4020-9714-0">http://dx.doi.org/10.1007/978-1-4020-9714-0</a><br/>Format:&#160;Elektrnik Kaynak<br/>Durum&#160;&Ccedil;evrimi&ccedil;i K&uuml;t&uuml;phane~1<br/> Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007. Proceedings ent://SD_ILS/0/SD_ILS:187155 2024-11-22T12:20:48Z 2024-11-22T12:20:48Z Yazar&#160;Az&eacute;mard, Nadine. editor.&#160;Svensson, Lars. editor.&#160;SpringerLink (Online service)<br/>Yer Numaras&#305;&#160;ONLINE<br/>Elektronik Eri&#351;im&#160;<a href="http://dx.doi.org/10.1007/978-3-540-74442-9">http://dx.doi.org/10.1007/978-3-540-74442-9</a><br/>Format:&#160;Elektrnik Kaynak<br/>Durum&#160;&Ccedil;evrimi&ccedil;i K&uuml;t&uuml;phane~1<br/> Advanced Memory Optimization Techniques for Low-Power Embedded Processors ent://SD_ILS/0/SD_ILS:169629 2024-11-22T12:20:48Z 2024-11-22T12:20:48Z Yazar&#160;Verma, Manish. author.&#160;Marwedel, Peter. author.&#160;SpringerLink (Online service)<br/>Yer Numaras&#305;&#160;ONLINE<br/>Elektronik Eri&#351;im&#160;<a href="http://dx.doi.org/10.1007/978-1-4020-5897-4">http://dx.doi.org/10.1007/978-1-4020-5897-4</a><br/>Format:&#160;Elektrnik Kaynak<br/>Durum&#160;&Ccedil;evrimi&ccedil;i K&uuml;t&uuml;phane~1<br/> Integrated Circuit Test Engineering Modern Techniques ent://SD_ILS/0/SD_ILS:175290 2024-11-22T12:20:48Z 2024-11-22T12:20:48Z Yazar&#160;Grout, Ian A. author.&#160;SpringerLink (Online service)<br/>Yer Numaras&#305;&#160;ONLINE<br/>Elektronik Eri&#351;im&#160;<a href="http://dx.doi.org/10.1007/1-84628-173-3">http://dx.doi.org/10.1007/1-84628-173-3</a><br/>Format:&#160;Elektrnik Kaynak<br/>Durum&#160;&Ccedil;evrimi&ccedil;i K&uuml;t&uuml;phane~1<br/> Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006. Proceedings ent://SD_ILS/0/SD_ILS:184718 2024-11-22T12:20:48Z 2024-11-22T12:20:48Z Yazar&#160;Vounckx, Johan. editor.&#160;Azemard, Nadine. editor.&#160;Maurine, Philippe. editor.&#160;SpringerLink (Online service)<br/>Yer Numaras&#305;&#160;ONLINE<br/>Elektronik Eri&#351;im&#160;<a href="http://dx.doi.org/10.1007/11847083">http://dx.doi.org/10.1007/11847083</a><br/>Format:&#160;Elektrnik Kaynak<br/>Durum&#160;&Ccedil;evrimi&ccedil;i K&uuml;t&uuml;phane~1<br/> Functional Verification of Programmable Embedded Architectures A Top-Down Approach ent://SD_ILS/0/SD_ILS:165277 2024-11-22T12:20:48Z 2024-11-22T12:20:48Z Yazar&#160;Mishra, Prabhat. author.&#160;Dutt, Nikil D. author.&#160;SpringerLink (Online service)<br/>Yer Numaras&#305;&#160;ONLINE<br/>Elektronik Eri&#351;im&#160;<a href="http://dx.doi.org/10.1007/b137514">http://dx.doi.org/10.1007/b137514</a><br/>Format:&#160;Elektrnik Kaynak<br/>Durum&#160;&Ccedil;evrimi&ccedil;i K&uuml;t&uuml;phane~1<br/>